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ABSTRACT
K-Band (18 to 26 GHz) dielectric resonator oscillators are typically used as a
local oscillator in most K-Band digital transmitter/receiver topologies. Traditionally, the
oscillator itself is made up of an active device, a dielectric resonator termination network,
and a passive load matching network. The termination network embodies a cylindrical
high permittivity dielectric resonator that is coupled on the same plane as a current
carrying transmission line. This configuration provides an adequate resonance needed for
oscillation but has some limitations. In order to provide a high Q resonance the entire
oscillator is placed in a metal box to prevent radiation losses. This increases the overall
size of the device and makes it difficult to integrate in smaller transceiver topologies.
Secondly, a tuning screw is required to help excite the dominant TE01 mode of the
resonator to achieve the high Q response. This can cause problems in precision due to the
mechanical jitter of the screw inherent in mobile devices.
By embedding this resonator inside the substrate it is possible to realize a very
high Q resonance at a desired frequency and remove the need for a metal cavity and
tuning screw. An additional advantage can be seen in terms of overall size reduction of
the oscillator circuit.
To demonstrate the feasibility of utilizing a dielectric resonator embedded within
a substrate, a k-band oscillator proof of concept has been designed, fabricated, and tested.
The oscillator is comprised of a low noise active transistor device, an embedded k-band
dielectric resonator and a passive transmission line load network. All elements within the
oscillator are optimized to produce a steady oscillation near 20 GHz.
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Preliminary investigations of a microstrip resonator S-band (2-3 GHz) oscillator
are first discussed. Secondly, various challenges in design and fabrication are discussed.
Thereafter, simulated and measured results of the embedded DRO structure are
presented. Emphasis is placed on output oscillation power and low phase noise. With
further development, the entire oscillator can be embedded within the substrate leaving
only the active device on the surface. This allows for a considerable reduction in material
cost and simple integration with miniaturized digital transmitter/receiver devices.
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CHAPTER 1: INTRODUCTION
1.1 Statement of Thesis
The popularity of embedded multilayer microwave devices has grown
considerably in the last couple of years. This thesis will continue that trend by
introducing a K-band dielectric resonator oscillator (DRO) fabricated on a multilayer
high frequency laminate substrate. The unique characteristic of this study is that the
dielectric resonator, which is usually situated on the top of the substrate with other
components of the oscillator, will be embedded within the substrate. Through simulation
and experimentation, the paper will demonstrate that the high Q, low phase noise
characteristics found in traditional dielectric resonator oscillators still are attainable in
this new configuration.
This thesis will first provide a thorough background on the fundamentals of
oscillator theory and dielectric resonators. Secondly, along with the multilayer K-band
oscillator, a single layer microstrip S-band model will be presented to reinforce the basic
characteristics of a stable oscillator and to help illustrate the advantage of using a
dielectric resonator coupled oscillator. Finally, all simulation and experimentation results
will be presented to satisfy the thesis goal.

1.2 Embedded Dielectric Resonator Oscillator Motivation
As electronic communication devices such as cell phones and satellite radios
become smaller and smaller, the need for highly integrated device technologies takes
precedence. Having the capability of embedding a dielectric resonator (DR) within a
given substrate can substantially reduce the amount of size required for a K-band DRO.
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With the price of circuit space on a given device at a premium, this reduction of size
would lead to immediate economic advantage without substantially degrading the
performance of the device. In addition to the DR, passive components can also be
successful embedded within the structure to further decrease the overall size.
The second advantage to this design is with the aid of various EM solvers such as
Ansoft High Frequency Structure Simulator (HFSS), Zeland IE3D, and Agilent
Advanced Design System (ADS), designs can be fabricated to oscillate at fairly precise
frequencies and eliminate the need of a tuning screw. This tuning screw can cause
problems over time with frequency jitter/drift that is apparent when used on a mobile
device (i.e. aircraft or missile).

1.3 Microwave Oscillators
Oscillations are a phenomenon that has existed since the beginning of time. The
most common representation of oscillation can be seen in a pendulum clock. Essentially,
a power source drives the pendulum to rock back and forth at a particular frequency. This
frequency is inversely proportional to the period of oscillation which is a function of the
square root of the length of the pendulum. So by optimizing this length along with other
gear adjustments, the pendulum can be designed to oscillate to a frequency that represents
one second in time. As long as the power source and optimized variables in the design are
kept constant, this oscillation will be sustained over all time. This same concept applies to
how a microwave oscillator is designed except at a much higher frequency.
In a microwave oscillator, an active device introduces a gain stage into the closed
loop system and also introduces noise. This noise passes through a feedback/filter
mechanism and builds up in power after each pass until it reaches the output gain

2

limitations of the active device. When careful considerations are taken in the
feedback/filter stage, noise power can be controlled to appear at a particular microwave
frequency. The origins of solid state microwave oscillators dates back to the 1960’s
where the majority of the active devices used to produce a negative resistance or gain
were Gunn and Impatt diodes. The advantages of modern day transistors versus these
older diode topologies are that heat sinking is not necessary on transistors and transistor
topologies do not tend to lock on undesired spurious frequencies. Also advantages in
miniaturization and much lower noise operation are seen in newer designs that utilized
GaAs FET’s. [1.1]
The most common practical applications of microwave oscillators are as local
oscillators for transmitting and receiving devices. Figure 1.1 illustrates a standard
heterodyne transmitter topology where a lower frequency signal that contains some
information is convolved with a higher frequency carrier signal to send out to an
amplifier and eventually an antenna. The higher frequency carrier signal is generated by
the local oscillator and the quality and power of that signal determines the amount of
noise introduced into the system by the local oscillator. For oscillators in the microwave
frequency range, the physical device size becomes smaller due to the decrease in
wavelength and careful considerations in the design must be addressed.

3

Amplifier

Mixer

IF Signal

Local Oscillator
(DRO)

Figure 1.1 Standard Heterodyne Transmitter Topology

1.4 Dielectric Resonator Oscillator
Dielectric resonator oscillators are a special subclass of the microwave oscillator
family. Their distinct advantage can be seen in communications systems that require
oscillators with very low SSB (single side band) or phase noise and excellent frequency
stability. For low noise oscillators, high Q resonators have been used as the frequency
stabilizing element because the SSB noise of the oscillator is primarily determined by the
loaded Q of the resonator [1.2].
Prior to dielectric resonators, quartz crystal resonators were used as very high Q
filters for various topologies of oscillators. However, their operating frequency is limited
to less than 100 MHz, so their direct use in the microwave region is not feasible. In order
to realize a high Q filter at microwave frequencies, special ceramic compositions were
developed and sequenced that had this very low loss quality at very high frequencies and
could be manipulated to produce a resonance at these desired frequencies. Hence the
dielectric resonator was introduced.
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Many challenges exist in the design and fabrication of modern day DRO’s which
include proper placement of the DR itself, exciting and coupling to the desired mode of
the DR, and careful design of the boundary conditions around the DR to excite the
desired mode. These boundary conditions include but are not limited to substrate
parameters and radiation boundary conditions. In addition, proper selection of the active
device to produce the desired output oscillation power while minimizing phase noise is
vital which is also tied to the correct DC biasing of the active device and proper isolation
of DC bias components versus RF signal path. Finally proper phase matching in the
passive stages to sustain oscillations is necessary. The cylindrical DR itself is typically a
very low loss material that when designed with a particular permittivity, height and
diameter can produce a unique resonant frequency. Once this DR is designed, the
oscillator topology is divided into two categories, the series feedback oscillator and the
parallel feedback oscillator. These two designs (figure 1.2) illustrate two methods used to
couple to the DR and help sustain oscillations at the desired frequency. The differences
between the two topologies are usually found in the ease of implementation (depending
on the application) and differences in filter response. Ideally, the output characteristics of
these two topologies should be identical however practically that may not be the case.
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(50 Ohm Termination)

Termination

(a)

DR
Load Network

Output Port
(50 Ohm Termination)

(b)

Figure 1.2 Common Oscillator Topologies
a) Series Feedback Oscillator b) Parallel Feedback Oscillator

Characteristics that are desired from a successful DRO are a very low phase noise,
high output oscillation power, high temperature stability, and a relatively high DC to RF
efficiency. In most oscillator designs, designing to maximize all four of these parameters
is not practical and some concessions need to be made in the designs. The next section
discusses many published DRO’s and other resonator oscillator designs that have tried to
maximize one or all of these parameters by introducing differences in active devices,
dielectric materials, feeding mechanisms, and methods of sustaining oscillations.

1.5 Literature Review of Published Dielectric Resonator
Oscillators
1.5.1 Series Feedback Oscillators
As illustrated in figure 1.2b, the series feedback oscillator employs the use of a
reflection mode DR filter. This means that any signal sent to the resonator will only be
reflected back to the source at the resonant frequency. Otherwise, all other energy passes
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by the resonator and is terminated by a grounded stabilizing resistor (typically set at the
characteristic impedance of the measurement system).
In [1.3] a simple procedure is introduced for designing a reflection mode
stabilized dielectric resonator oscillator using commercially available linear microwave
CAD programs. In addition, a 27.61 GHz DRO is designed as a proof of concept which
utilizes a GaAs MESFET. It should be noted that this procedure does not optimize the
output power or phase noise performance of the DRO, but provides a simple procedure to
attain a consistent oscillation spectrum. The design procedure begins by first
characterizing the two port s-parameters of the transistor or active device being used. At
the frequency of interest the transistor is unconditionally stable, so some capacitive or
inductive feedback element (usually an open stub) needs to be added at the source or
emitter pin of the transistor to drive the two port S-parameter (measured at the gate/base
and the drain/collector) into an unstable state. This instability can be verified in a second
step by plotting the input and output stability circles at the frequency of oscillation on a
Γ = 1 smith chart.

It is important that both ports of the transistor are unstable because both sides of
the transistor serve a particular purpose in the build up of oscillation. To achieve this
condition both the reflection coefficient of the resonator and the impedance at the load
must lie in the unstable region of their respective ports.
50 Ohm

Termination Network

Load Network

Output Port

Termination

(Dielectric Resonator)

(Transmission Line Matching

(50 Ohm Termination)

ΓT ΓOUT

Inductive or

ΓIN ΓL

Capacitive
Feedback

Figure 1.3 Series Feedback Oscillator Topology
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Figure 1.3 illustrates an equivalent circuit representation of the series feedback
DRO circuit. In order to ensure the start up of oscillation the magnitude of ΓT must be
greater than the inverse of the magnitude of Γin (Eq. 1-1).

ΓT >

1
Γin

Eq. 1-1

⎛ 1 ⎞
arg(ΓT ) = arg⎜⎜ ⎟⎟
⎝ Γin ⎠

Eq. 1-2

Secondly the phase of ΓT must also equal the phase of the inverse of Γin . This
ensures that the start up of oscillation occurs at the resonant frequency. After oscillation
has begun the inverse of Γin will increase making the port less unstable and driving the
majority of the instability to the drain port. Therefore, Z in (which is now a negative
resistance) must be matched properly to ensure that the majority of oscillation power is
delivered to the load, Z L . The common approximation used to achieve this condition in
the design at the output matching network is seen in equation (Eq. 1-3).

RL + jX L = −

Rin
− jX in
3

Eq. 1-3

After oscillation startup, Rin will decrease to a value equal to RL and if Eq. 1-3 is
employed, the resulting value will be a negative resistance and the majority of the
oscillation power should pass to the load. Since changing Z L will change Γout and ΓT
will change Z in , optimization of passive impedances are required to create a condition
that satisfies Eq. 1-1, Eq. 1-2, Eq. 1-3.

This is usually done by manipulating the

magnitude and phase at ΓT and the impedance of Z L .

8

The resulting design produces a dielectric resonator oscillator at 27.61 GHz with
an output power of approximately 3 dBm, a phase noise of 75 dBc/Hz at a 10 KHz offset.
The frequency stabilization is found to be +2 MHz with a temperature variation from -20
C to +40 C.
In [1.4] a similar dielectric resonator oscillator circuit is introduced which utilizes
a hetero-junction bipolar transistor (HBT) operating in the K-band and is fabricated with
an alumina substrate. The advantage of using an HBT is that the device is a vertical
structure featuring small trapping effects that can help promote better phase noise
responses and higher DC to RF efficiencies. The oscillator presented utilizes a common
collector configuration then introduced a feedback open stub at the collector port and set
the emitter port as the output. The resonator used had an unloaded Q factor of 2000 and
when coupled to the circuit produced a loaded Q of 1080 at 25 GHz. The HBT was
compared to a GaAs FET using the same configuration and both devices DC bias point
was chosen to optimize output power. The HBT produced an 8 dB improvement in phase
noise versus the GaAs FET at a 10 KHz offset. Also the HBT reported an 11.5% DC-RF
efficiency, whereas, the GaAs only reported an efficiency of 3.6%.
Although the transistor introduces the phase noise, the DR itself also plays a large
role in the improvement of the phase noise. In [1.5] a 16.6 GHz dielectric resonator
oscillator is created with a GaAs MESFET and a DR that is made up of a BMT
( BaMg1/ 3Ta2 / 3O3 ) ceramic that produced a very low dielectric loss tangent ( 3.3 ⋅10 −5 at
10 GHz).
Because of this very low dielectric loss tangent, a large unloaded Q can be
expected and depending on the coupling mechanisms, a large loaded Q can also be
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expected. In order to utilize the Q effectively, a large metal cavity around the DR is
necessary to reduce the losses due to radiation. Using a series feedback configuration, a
DRO at 16.6 GHz was fabricated and achieved an output power of 10 dBm, DC-RF
efficiency of 17% and phase noise of -102 dBc/Hz at a 10 KHz offset. In addition, a
30GHz DRO was fabricated with this DR (modified accordingly) and phase noise was
found to be -75 dBc/Hz at a 10 KHz offset. This illustrated that BMT and most other DR
materials become more lossy at higher frequencies. This in turn leads to a reduction in
phase noise as seen above.
When coupling to the DR the dominant TE01 mode is desired. That is because in
this mode the majority of the E-field is confined inside the DR and the majority of the H
field is localized outside the DR for coupling. However, in [1.6] series feedback DRO’s
utilizing whispering gallery mode dielectric resonators (WGMDR) are presented. The
advantage of the WGMDR is that they have relatively large diameters at millimeter
frequencies for easy handling, they exhibit a large Q factor, and they have a good
suppression of undesired coupled modes.
The two primary degenerate whispering gallery modes are classified as either

WGEn ,m ,1 mode where the electric field is transversal and WGH n,m,1 where the magnetic
field is transversal. When coupled to a line with two terminated ports, the response is
similar to a notch filter. Therefore a special coupling methodology needs to be used to
utilize the WGE/WGH modes.
Coupling to this type of resonator with an open-ended microstrip line would cause
problems in mode splitting in the resonator which would produce an irregular reflected
response. Secondly, since the open-ended microstrip line would be fairly long due to the

10

size of the DR, the chance that the line itself creates a resonance also exists. Figure 1.4
shows the coupling topology used that successfully coupled to the WGE7 , 0, 0 mode by
coupling to the DR with two terminated high impedance lines at both sides and both lines
eventually coupled to a T-junction 50 Ohm microstrip line.
Z0 (50 ohm)
Characteristic
Impedance

WGMDR

S11

Z1 Resistors

Z1 Characteristic
Impedance

Figure 1.4 Whispering Gallery Mode DR Coupling Topology

This method created a very high Q resonance at 36.5 GHz and suppressed higher
order modes very successfully. A series feedback oscillator was created with this DR and
the resulting output power was 7.3 dBm with DC to RF efficiency of 8.6%.
Series feedback oscillators have been introduced that require the DR coupling
network to exist independent of the active device and matching networks. In [1.7] a
dielectric resonator oscillator is introduced that is completely fabricated on a single chip.
A common gate configuration is used in the series feedback topology and asymmetric
coplanar waveguide is used to improve the transmission line coupling to the DR. The
coupling was tuned to the TE01 mode of the resonator until a large input reflection
coefficient was seen at the output of the transistor at the resonant frequency. The DR was
placed slightly above the plane of the feeding transmission line on a passivation layer.
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This was to mimic the effects of a spacer and in turn help improve the loaded Q of the
resonator. The resulting 25.9 GHz oscillator produced an output power of 6.53 dBm, DCRF efficiency of 3.36% and a phase noise of -122 dBc/Hz at a 1 MHz offset.

1.5.2 Parallel Feedback Oscillators
Similar to the reflection mode response seen in the series feedback oscillator, a
transmission mode band pass filter can also be utilized as the frequency determining
element and in some cases as the feedback mechanism. The advantage of a parallel
feedback configuration is that the need for a stabilizing terminating resistor is eliminated
and no feedback path is needed on the ground port of the active device. The loop gain
can be created by the forward positive gain of the transistor.
θ1

θ

θ

θ1

θ

θ1

Figure 1.5 Transmission Mode DR Coupling

In [1.8] a model for coupling to the DR as a band pass filter is introduced. Figure
1.5 illustrated two methods of coupling to the DR based on the locations at the input and
output ports. The DRO is created when the coupling lines are both attached to the input
and output of the active device. The phases of the two transmission line are varied to
produce a loop gain slightly greater than 1 and must produce a phase shift from port to
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port of an integer multiple of 2π .

To maximize the Q of the resonator, special

consideration should be taken in the length of the lines to make sure the 180 degree phase
change due to the resonance occurs at the oscillation frequency. This sharp phase change
is important because when the slope of the phase change is at its maximum, the resulting
phase noise is at its minimum. From this explanation, one could intuitively conclude that
the higher the Q of the resonator, the larger the slope of the phase change. Using this
topology, a 4 GHz DRO was created and output power of 19 dBm, DC to RF efficiency
of 77%, and a phase noise of -100 dBc/Hz at a 10 KHz offset.
When implementing a DRO onto an actual moving device (car, missile, airplane,
etc.), environmental effects must be taken into account in determining the oscillator
performance.

In [1.9] an L-Band dielectric resonator oscillator is introduced that

achieves a very low phase noise level and very good resiliency to vibration effects due to
a radar exciter. The design of the oscillator employed a standard parallel feedback
oscillator configuration where an Avantek silicon bipolar transistor (BJT) was used as the
active device and a Trans-Tech Type 8515 DR was used as a resonator. Two cavities
were designed using brass and aluminum and their respective unloaded Q’s derived from
measurement was 30,000 @ 1.3GHz. This particular application called for an extremely
low phase noise figure over a band of offsets ranging from 10 Hz (-72 dBc/Hz) to 100
KHz (-166 dBc/Hz). To achieve these lofty phase noise values, the loaded Q would have
to be determined theoretically. An equation was presented to compute the spectral
density of phase noise in a surface acoustic wave (SAW) oscillator which was modified
to hold true for DRO applications.
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Using amplifier characteristics found in device literature and other constants, the
required loaded Q can be determined based on this desired spectral phase noise density.
In this case the loaded Q required was 15,000. After fabrication and measurement, the
required phase noises were found at their corresponding offsets with an output power of
16 dBm.
Two of these devices were measured with both an aluminum case and a brass case
to determine which shields provided the best insensitivity to vibrations. Each device was
placed on various types of isolators (elastomeric pads, spring type mechanical isolators
and wire rope isolators) and then placed on a vibration test system. The DRO’s were
subjected to vibration test in x, y, & z directions at various sine wave vibrations. It was
found that the wire rope isolator provided the best results in all these axis’s providing a
sensitivity value at G= 3.1⋅10 −10 / g . Also the brass enclosure reduced the mechanical
resonance seen at 10Hz offset by a factor of 1.7 but weighed 3 times as much as the
aluminum enclosure. There was no mechanical resonance seen beyond the 100 Hz offset.
[1.10] introduced the use of a GaN HEMT power transistor as active device in a
10 GHz parallel feedback DRO. The motivation of using a GaN HEMT versus the
standard GaAs FET & SiGe HBT is to allow more oscillation power to be available to a
given system, therefore eliminating the need for a power amplification stage after the
oscillator. In order to prove this, three devices were tested using the same oscillator
configuration. The parallel feedback topology was chosen over the series feedback
topology because the design would be more easily repeatable with varying active devices
and stable oscillation design is far easier to tune to satisfy the Barkhausen criterion for
oscillation.
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Parameter
Pout (dBm)
Power Density
(mW/mm)
SSB Phase noise at
100KHz (dBc/Hz)

Oscillator Measurements (F = 10.6 GHz)
GaN
GaN
GaAs
Variant 1 Variant 2 pHEMT
11.7
17.3
16.6

SiGe HBT
4.8

148

537

38

-

-110

-118

-123

-135

Figure 1.6 Results of Comparative Study of GaN Oscillators [1.10]

Figure 1.6, illustrates the measured results of these three DRO’s. The GaAs and
SiGe device provided a slightly better phase noise response at the 100 KHz offset as
expected due to their lower noise figure, but the GaN FET still provided a respectable
result of -118 dBc/Hz at a 100 KHz offset and produced an output power density 14 times
larger than its GaAs and SiGe counter parts. This study at the very least provides proof
that with improvements for this developing GaN technology, larger output powers with
similar, if not, smaller phase noises values can be possible.

1.5.3 Varactor Tuned Dielectric Resonator Oscillator
Two coupling methodologies were presented in the first two parts of this section
to utilize the strong natural resonance inherent in the dielectric resonator. Varying this
coupling, however can allow for some variation in oscillation frequency seen at the
output. In [1.11] an X-band varactor tuned dielectric resonator oscillator is presented. A
varactor diode is inductively coupled to the parallel coupled resonator (figure 1.7). When
the varactor diode voltage is varied its effective capacitance changes and causes the
resonator frequency to shift since f o =

1
in a resonator.
LC
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Figure 1.7 Varactor Tuned Dielectric Resonator Oscillator [1.11]

As coupling to the varactor increases, the degree of electronic tuning also
increases. However the value of the loaded Q of the resonator decreases as a function of
this change. Therefore careful considerations in coupling are required to provide a decent
range of frequency tuning, without sacrificing too much loaded Q.

The oscillator

presented provided a loaded Q of 1600 and a variability of about 20 MHz from the carrier
with an applied varactor voltage of 0 to 60 volts. The output power reported at room
temperature was also constant over the tuning range, ranging from 37 mW to 40mW.
Varactor tuning can also be applied to series feedback oscillators as seen in
[1.12]. Here a 9 GHz DRO is developed using a BJT active device and a (ZrSn) TiO4
dielectric resonator. Again the varactor is inductively coupled to the DR effectively
changing the DR capacitance which in turn shifts the resonance frequency slightly.

1.5.4 Vertically Integrated Oscillators
With the popularity of low temperature co-fired ceramics (LTCC) becoming more
mainstream, devices that utilize active devices have started to become vertically
integrated using this technology. The advantage of LTCC materials are that they are very
low loss and can produce multilayer passive and active structures with relative ease. In
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[1.13] a K-band vertically integrated VCO is presented that utilizes a substrate integrated
waveguide (SIW) resonator as its termination network. The oscillator was designed as a
series feedback oscillator with a varactor tuning element also coupled to the resonator. A
monolithic microwave integrated circuit (MMIC) methodology was used to create the
passive component and integrate the active HBT die that was created in a single finger
GaAs process. Also a flip chip hyper-abrupt varactor was surface mounted to provide the
tuning needed to vary the resonance of the cavity. Figure 1.8 illustrates this device.

Figure 1.8 SIW K-Band Oscillator Topology [1.13]

Figure 1.9 Cross Section of Vertically
Integrated LTCC Oscillator [1.14]

The oscillator design is very similar to the varactor tuned series feedback DRO,
where the voltage difference across the varactor dictates the oscillator frequency. The
SIW is designed to be resonant at 19.7 GHz to 20.2 GHz with an unloaded Q ranging
between 107 to 137 (depending on varactor bias). The resulting oscillator produced an
oscillation power over the tuning range of 6-8 dBm with average phase noise of -118
dBc/Hz at a 1 MHz offset. Although the phase noise performance is not optimal, the
packaging size was measured to be 8 mm by 12 mm making its size a huge advantage in
integration in miniaturized devices.
In [1.14] a similar technique was employed for a 2 GHz vertically integrated VCO
that utilized an λ / 4 open stub stripline resonator that had an unloaded Q of 100. A
17

varactor diode was used in the feedback stage to tune the frequency region of instability
of the Agilent BJT used in this study. Then the output matching network is made up of a
fifth order filter than is also completely embedded in the vertical LTCC stack. Only the
biasing elements and the transistor were populated on the top surface. Figure 1.9
illustrates the vertical passive stack created in this study. The resulting circuit produced a
maximum output power at varactor voltage set to 3V of -0.1 dBm at 2.37 GHz. The DC
to RF efficiency determined was 2.5% and the corresponding phase noise is -121 dBc/Hz
at a 100 KHz offset.
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Table 1. Published Dielectric Resonator Oscillators
NR = Not Reported
Transistor Oscillator
Phase
Type
Type
Noise
1 MHz
Offset
(dBc/Hz)

Reference

Frequency

Q

[1.3]

27.61 GHz

NR

NE67300 GaAs
MESFET

[1.4]

25 GHz

Custom HBT

[1.5]

16.1 GHz

[1.7]

26 GHz

[1.8]

4 GHz

QU =
2000
QL =
1080
QU =
30,303 @
10 GHz
QU =
13,070 @
10 GHz
NR

[1.9]

1.3 GHz

[1.10]

10.6 GHz

[1.15]

GaAs MESFET
Custom GaAs
MESFET
NEC 56708D
BJT

QU =
30,000 @
1.3 GHz
QL =
15,000
QL = 600

HP/Avantek
UTO-2026
BJT

10 GHz

QU =
5000

ATF-36077
pHEMT (FET)

[1.16]

26.17 GHz

QU =
13070

Custom GaAs
MESFET

[1.17]

21 to 25 GHz

NR

NE71000
MESFET

[1.18]

37 GHz

QU =
3000

Custom PMHFET

[1.18]

81 GHz

QU =
1000

Custom PMHFET

[1.19]

59.6 GHz

QU =
2000

MMIC with a
AlGaAs–
InGaAs HJFET

[1.20]

9.76 GHz

QU =
4000

ATF-36077
pHEMT
(FET)

[1.20]

9.76 GHz

QU =
4000

ATF-36077
pHEMT
(FET)

GaN FET

Series
Feedback
DRO
Series
Feedback
DRO
Series
Feedback
DRO
Series
Feedback
DRO
Parallel
Feedback
DRO
Parallel
Feedback
DRO
Parallel
Feedback
DRO
Parallel
Feedback
DRO
CPW
Series
Feedback
DRO
Series
Feedback
DRO
Series
Feedback
DRO
Series
Feedback
DRO
Series
Feedback
DRO
GCPW
Series
Feedback
DRO
GCPW
Series
Feedback
DRO
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Phase
Noise
100 KHz
Offset
(dBc/Hz)

Phase
Noise
10 KHz
Offset
(dBc/Hz)

Output
Power
(dBm)

NR

NR

-75

3

-123

-101

-78

9.5

NR

-114

-102

10

-122

-95

NR

6.31

NR

NR

-100

19

-175

-173

-159

16

NR

-118

NR

17.3

NR

-115 to 116

NR

9.8

-118.7

NR

NR

11

NR

-112

-88

10

NR

-97

NR

10

-90

NR

NR

0

NR

-90

NR

10

NR

-108

NR

5.37

NR

-112

NR

2.99

CHAPTER 2: FUNDAMENTALS OF DIELECTRIC
RESONATOR OSCILLATOR DESIGN
2.1 Oscillator Theory
The general purpose of an oscillator is to produce a clean output power signal by
amplifying noise generated by its components. In order for this to occur, it is necessary
for the device to be able to have an active gain stage and a feedback network that will
produce a gain over time within this loop. The first question one would have when
presented an oscillator is what is actually oscillating? The answer to this is effectively a
complex noise power signal that builds up over time until it reaches the gain limitations
of the closed loop gain formed between the active device and passive feedback/load
network. It is not uncommon to observe oscillations in other devices such as amplifiers.
Noise exists in any physical active device and anywhere there is noise and a potentially
unstable network an oscillation is possible. In addition since noise is caused by the
introduction of DC current, the oscillator can also be categorized as a DC to RF power
converter.
From [2.1] a typical feedback circuit is illustrated in figure 2.1. “A” represents the
gain stage and “B” represents the passive transfer function that helps creates the phase
difference. In order for the signal in this loop to add in amplitude (or create a positive
feedback), the total phase change around the loop should be 0 degrees or an integer
multiple of 360 degrees.
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Figure 2.1 Closed Loop Gain Feedback Model

From this understanding, we can derive the closed loop gain as Eq. 2-1.
A( jw) =

V0
Aol ( jw)
=
Vi 1 − B ( jw) Aol ( jw)

Eq. 2-1

From this equation we can see that to attain a finite output voltage (Vo) that
would allow oscillations to occur, the denominator must be equal to 0. To achieve this
condition, Eq. 2-2 must hold true, which is commonly known as the Barkhausen
criterion.

B( jw) Aol ( jw) = 1 + j 0 = ΓinΓL

Eq. 2-2

This relation also indicates that the network is unstable which means that the
closed loop gain has a pair of complex conjugate poles existing on the right half plane of
the imaginary axis. As the growing sinusoidal signal increases in magnitude, the poles
move closer and closer to the imaginary axis until at some point they both reach the axis
and oscillation stabilizes to the magnitude at that point. To ensure that this system is
indeed unstable the Nyquist stability test is used. In this test the Barkhausen criterion (Eq.
2-2) is plotted versus frequency on a polar plot and the clockwise encirclement of the
1+j0 point is noted. If the function circles the 1+j0 point in a counterclockwise motion
with increasing frequency, the system is stable and hence unable to produce oscillations.
Conversely, a clockwise encirclement of this point indicates an unstable network.
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In terms of the microwave oscillator, this Nyquist stability test can be conducted
between the input reflection coefficient of the transistor and the load reflection
coefficient.

This is done by plotting Γin ( jw) * ΓL ( jw) versus frequency. Figure 2.2

illustrates the one port oscillator that can be formed from this relation and the Nyquist
plot illustrating the clockwise encirclement of the 1+j0 point. In order for this relation to
hold true, a negative resistance (or Γin > 1 ) is required.

Negative Resistance

Load Network

Output Port

-Rin + jXin

RL+ jXL

(50 Ohm Termination)

ΓIN ΓL
ZIN ZL

Figure 2.2 One Port Oscillator and Nyquist Stability Plot

2.1.1 Two Port Negative Resistance Oscillator
Most modern oscillator topologies utilize a two port active device (typically some
form of transistor) as the gain producing element. This is primarily because transistors
tend to be more cost effective, reliable, low noise and lead to more miniaturized
oscillators. Gunn and Impatt diodes were used as one port active devices in the 1960’s
and only required the application of a DC bias to produce a negative resistance. However,
using these devices limited the design of the oscillator to only the design of the output
matching circuit. In addition, oscillators utilizing these diodes may have problems in
locking to spurious frequencies and require adequate heat sinking.
To design a proper two port oscillator, conditions need to be satisfied which allow
both ports of the device to be unstable after oscillation has stabilized. Figure 1.3
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illustrates the standard two port network that will be referenced hence forth. To prove
this concept, from [2.2] let us first consider a two port active device and the figure just
referenced. When Eq. 2-3 is true, the input port is oscillating.

ΓinΓL = 1

Eq. 2-3

We know that Γin is dependant on ΓT and Γin is dependant on Γ L based of Eq.
2-4.
Γin = S11 +

S12 S 21ΓT
1 − S 22 ΓT

Γout = S 22 +

S12 S 21ΓL
1 − S11ΓL

Eq. 2-4a

Eq. 2-4b

Hence, from this relation, we can derive a direct relationship between ΓT & Γ L
as follows.

ΓT =

1 − S11ΓL
S 22 − ∆ΓL

∆ = S11S 22 − S12 S 21

Eq. 2-5
Eq. 2-6

We can see if the input port is oscillating and S11 and S 22 > 1 (indicates instability),
this would lead to Γout ΓT = 1 , which indicates the output port is also oscillating.
Most commercial transistors are stable over a large range of frequencies. From
[2.3] the stability of the device can be plotted on the smith chart by deriving the center
and radius of the source and load stability circles. If we ground the emitter/source port of
the transistor, the device reduces to a two port device and using equations 2-7 to 2-8, the
stability at a given frequency can be see. To characterize a device’s stability without
plotting these stability circles, the Rollet’s condition seen in equation 2-9 and the
magnitude of ∆ can be utilized. If K > 1 and ∆ < 1, then the device is unconditionally
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stable. Conversely if K < 1 & ∆ < 1 the device is conditionally stable and have some
unstable regions in stability circle. For an oscillator design a large unstable region is
desired and K < 0 indicates that the majority of the stability circle is indeed unstable on
the Γin or Γout plane.
CL =

( S 22 − ∆S *11 )*
2

S 22 − ∆

2

S 22 − ∆

2

Eq. 2-7b

( S11 − ∆S *22 )*

RS =

2

S11 − ∆

2

Eq. 2-8a

2

Eq. 2-8b

S12 S 21
2

S11 − ∆
2

K=

Eq. 2-7a

S12 S 21

RL =

CS =

2

2

1 − S11 − S 22 + ∆
2 S12 S 21

2

Eq. 2-9

If a given transistor is found to be stable at the frequency of interest, a passive
impedance can be introduced at the emitter/source of the device to drive the two other
ports to be unstable. This impedance is tuned until the value of S11 and S 22 > 1 at the
frequency of interest.

2.1.2 Startup Oscillation Conditions
The main challenge in creating a successful oscillator is to accurately predict
where the oscillation will stabilize and if it will even start up. Once a device is made
unstable, it is up to the passive impedances at the termination and load network to
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channel where the frequency of oscillation will occur and how much power will be
delivered from loop gain stage to the output port. For a standard series feedback DRO the
termination network is the noise filter that drives the output collector/drain port of the
transistor into a large negative resistance. The higher the Q factor of this termination
network, the more distinguishable the large negative resistance is at the termination
network resonant frequency relative to other nearby frequencies. Once this point is
created, the load matching network needs to be adjusted to create a conjugate match in
reactance to the unstable impedance value at resonance and the resistance need to be
optimized to ensure that as oscillation builds up, the ports remains unstable when
oscillation stabilizes.
For instance let us create a ΓT that, at resonance, exists in the unstable region of
the source stability circle (assuming common source configuration). This in turn will
create a large distinctive Γin >1 by the relation seen in Eq. 2-3. At this point the problem
effectively reduces to a one port oscillator and the reactance of Γ L would need to be
manipulated to match in conjugate with the reactance of the resonant Γin and have the
resistance necessary to suffice the condition in Eq. 2-3 after startup of oscillation. A
common method is used in designing this load network that has had some relative success
in its implementation. This design method, sometimes referred to as the maximum
oscillation condition, is seen in Eq. 1-3 and is really more of an empirical formula that
usually allows the maximum amount of power to be transfer from the loop gain stage to
the output load.
The primary issue that this method does not address is the possible violation of
the Barkhausen criterion for instability. In [2.4] a methodology is given to effectively
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design the load network such that the Barkhausen criterion is not violated and the
impedance of the load can be optimized to suffice Eq. 1-3. First a ΓT is chosen to
produce a large Γin at resonance and Γin (called ΓD in the figure) is plotted on the smith
chart as seen in figure 2.4a. Then the inverse is plotted such that the resonant point of

1
Γin

exists in the Γ = 1 circle. Now the load impedance can be designed to intersect the

1
Γin

curve with increasing frequency. The reason for this is if the two curves intersect each
other in this orientation, the open loop gain value of ΓinΓL with cross over the 1+j0 point
in a clockwise motion which in turn suffices the Nyquist stability test. Also the overlap
area pictured is control by the resistance relation seen in Eq. 1-3. Therefore, the condition
in equation 2.10 can be designed for and the Nyquist stability test can be verified at the
same time. In practical applications, it is common to have other values of RL that may
not be 1/3 of Rin produce larger output powers spectrums.

Figure 2.3 Root Locus Diagram for Oscillator Design (Courtesy of Dr. Torban Baras)
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2.2 Active (Non-linear) Device Determination
The determination of the active device is an extremely critical aspect of the
oscillator design. In most oscillator topologies, the amount of the power, noise,
efficiency, and stabilization is dictated by the active transistor device. In the past, bipolar
junction transistors (BJT) were the ideal type of active device to be used in oscillator
designs because of the very low noise figure typically associated with them. However,
limitations in higher operating frequencies led to the use of field effect transistors. The
disadvantage with FET type oscillators was the need for negative voltage DC biasing and
increased associated noise figure. Hybrid or hetero-junction type FET’s have become
more popular in recent years due to the improvement of this noise figure and ability to
work at a very wide range of frequencies. A lower noise figure leads to a lower oscillator
phase noise.
When trying to determine how much power a given oscillator is capable of
producing, certain characteristics of the transistor (with or without feedback) needs to be
known. From [2.5], when designing an oscillator based off the common source
configuration, the expected maximum output power can be derived by the simple relation
that Posc = Pout – Pin where Pin is the variable power produced from noise. If we set to
the derivative of Pout-Pin = 0 we solve for Posc in terms of transistor parameters as
follows.
∂Pout
= 1 = Ge
∂Pin

− GPin
Psat

, where
Eq. 2-10
2

G = small signal transducer gain ( S 21 )
Psat = Saturated Output Power
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From this we can say.
ln(G )
Pin
=
Psat
G

Eq. 2-11

Also when the transistor is at maximum output power the following equation holds true.
1⎞
⎛
Pout = Psat ⎜1 − ⎟
⎝ G⎠

Eq. 2-12

Therefore if we combine these two relations and Posc = Pout – Pin we can create final
equation that solves for the output power.
1 ln(G ) ⎞
⎛
POSC = Psat ⎜1 − −
⎟
G ⎠
⎝ G

Eq. 2-13

This relation will give the largest possible output power for this configuration, but
in most practical oscillators the actual power is a lower value. Also it is important to
characterize the DC to RF efficiency a particular device can produce. This value is not
completely dependant on the transistor parameters but rather the combination of the
transistor and the passive networks. From [2.6] to compute this efficiency you can use the
equation seen in Eq. 2-14.

η=

POSC
⋅ 100%
PDC

Eq. 2-14

2.3 Ring Resonator Design
Microstrip ring resonators were used in this study to help create the oscillators
that operated at 2 GHz and to establish the design procedures to create the 20 GHz
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DRO’s. The coupling methodology used with the ring resonators is very similar to the
DR, but the modes in which they operate are significantly different.
As mentioned previously, the ring resonator is simply a transmission line formed
in a closed loop. From [2.7] the resonance is established when the mean circumference of
the ring is equal to an integral multiple of a guided wavelength. This is typically
expressed as the relation below. In this equation “r” is the mean radius between the inner
and outer radius of the ring, λg is the guided wavelength, and “n” is the mode number.
2πr = nλg , where n = 1,2,3...

Eq. 2-15

The preceding equation is valid for a two port weak coupling structure where the
capacitances between the two coupling gaps are small enough to not shift the resonant
frequency intrinsic to the ring. If the coupling is fed with a single line, the maximum
magnetic field will occur in that single coupling gap which would mean the
circumference should be equal to half a wavelength or in relation to Eq. 2-15, λg =

λg
2

,

to excite the first resonator mode. Since in this study we primarily use one fed line to
couple to the resonator, the resonant frequency can be determined from the equation
below.
f =

nc
, where n = 1,2,3...
4πr ε eff

Eq. 2-16

For all intensive purposes the ring resonator is considered as a magnetic-wall
model, where the ring is essentially a cavity resonator with electric walls on the top and
bottom and magnetic walls around its circumference. The fields are confined in the
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dielectric between the ring and ground plane which in turn leads to a transverse magnetic
(TM) field distribution with the field components seen below.

Ez = { AJ n (kr ) + BN n (kr )}cos(nφ )
Hr =

Hφ =

n
jωµ0 r

k
jωµ0

{ AJ n (kr ) + BN n (kr )}sin( nφ )

{ AJ n (kr ) + BN n (kr )}cos(nφ )
'

Eq. 2-17
Eq. 2-18

'

k = ω ε 0ε r µ 0

Eq. 2-19
Eq. 2-20

The radius of the ring sets the boundary condition such that the H φ component
equals 0, which leads to an Eigen value equation seen below.

J n' (krouter ) N n' (krinner ) − J n' (krinner ) N n' (krouter ) = 0

Eq. 2-21

Solving for the wave number “k” based off the Bessel functions of the desired
mode will in turn allow for the resonant frequency to be determined.

2.4 Dielectric Resonator Physics
The dielectric resonator is essentially a cylindrical piece of very low loss material
that typically has a high (< 20) permittivity associated with it. The primary use of the DR
in this study is as a noise filter for producing an oscillation at the DR resonant frequency.
The primary advantage of utilizing the DR is that it has the capability of storing large
amount of electromagnetic energy at its resonant frequency and it has a very good
resiliency to temperature variations. The figure of merit used to characterize this energy
storage is referred to as the Q factor.

The higher the Q factor, the narrower the

bandwidth around the resonant frequency of the DR filter is. For practical purposes, the Q
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factor is typically referred to as either loaded or unloaded. The unloaded Q factor can be
thought of as the value that would yield the narrowest bandwidth possible for the DR
filter. The loaded Q is the real attainable bandwidth derived from losses inherent to the
DR, boundary conditions and coupling mechanisms. For a two port coupled DR network
the loaded and unloaded Q’s of the DR can be determined by the equations below.

QL =

Fo
, where F2 & F1 are 3 dB off the resonant frequency (Half
F2 − F1
Power Bandwidth)
QL
Qu =
1 − S 21( linear )

Eq. 2-22
Eq. 2-23

The properties that dictate the resonant frequency of the DR are the permittivity,
the height of the puck, the radius of the puck, and the boundary conditions (substrate,
cavity size, etc.). Ideally the DR mode that is used is TE01 mode, because in this mode
the majority of the E-field is confined in the DR, allowing for the majority of the
magnetic field to exist outside the puck. This is also the dominant mode of the resonator
and therefore has the lowest cutoff frequency. Figure 3.3a illustrates the magnetic field
patterns for this mode. From [2.8] if the DR is situated between two PEC layers, the
frequency of resonance can be derived from the effective permittivity, permeability, and
dimensions by equation 2.24.

Figure 2.4 Dominant
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TE01 Mode of DR

fr =

1
2π µ d ε d

2

2

⎛ 2.405 ⎞ ⎛ π ⎞
⎜
⎟ + ⎜ ⎟ , where
⎝ a ⎠ ⎝h⎠

Eq. 2-24

a = radius of the puck and h = height of the puck

To take advantage of the low loss characteristics of the DR, special consideration
should be taken on minimizing the losses around the DR. The largest loss mechanism that
influences the resonator Q is the radiation loss. In order to prevent this loss, the DR has to
be shielded on the top and bottom by a PEC or near PEC boundary. The location of these
PEC boundaries is very critical because they not only influence the DR Q, but also the
effective frequency of resonance. Using this relation, it is very common for DR’s to be
designed with a flat plate tuning screw to vary this resonant frequency by a relatively
small bandwidth that is intrinsic to the DR.

2.4.1 Excitation and Coupling Parameters
To utilize the DR for an oscillator, there are typically two primary types of
coupling methodologies used. The reflection mode DR utilizes one transmission line that
is terminated on both ends by its characteristic impedance. What effectively happens is
all energy passing through the transmission line will be terminated except at the resonant
frequency. At this frequency the DR effective act as a very large resistor and creates a
reflection of energy back to the port. The resulting response is measured as a reflection
and resembles a very narrow band stop filter response. The higher the loaded Q factor of
the DR, the narrower the frequency region of this reflection is. The amount of coupling to
the DR also dictates how much energy is actually reflected back. However, there is
tradeoff in that with increased coupling leads to a decrease in loaded Q.
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The second methodology is the transmission mode DR coupling network, where
two transmission lines are coupled to the DR on either side. The length of the open-ended
transmission lines are created such that they are approximately a λ / 4 way from the
center of the DR. This is because the open creates a large electric field at the end of the
line which will produce a large magnetic field at λ / 4 away from the open or in this case
between the transmission line and DR. Once this is set, the DR acts as a very narrow
band pass filter only allowing energy to pass through to the other port at the frequency of
resonance. The resulting response is measured as a transmission coefficient. Figure 2.5
illustrates the equivalent circuits of reflection mode and transmission mode DR coupling
networks.

Figure 2.5 Equivalent Circuits for Reflection & Transmission DR Modes

In this study, the reflection mode DR is primarily used in the oscillator designs.
This is because of the relative ease of its implementation and well established design
procedures available in creating successful DRO’s. From [2.1], the reflection mode
resonant frequency and unloaded Q can be characterized by its equivalent model by the
following equations.

ω0 =

1
LC

Eq. 2-25
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Qu =

R
ωo
= ωo RC =
2α
ωo L

Eq. 2-26

The actual coupling between the DR and the transmission line occurs when the
fringing fields of the transmission line induces the magnetic field current around the DR
which in turn produces a return current at the resonant frequency. The coupling value
primarily influences how much resistance is seen at resonance.

2.5 Phase Noise Considerations
The main advantage of utilizing a DR in an oscillator can be seen in the phase
noise response of the device. The phase noise of an oscillator can be defined as the
random short term fluctuations in frequency that occurs near the oscillator signal. A low
phase noise is desirable because when a given receiver is selecting a carrier frequency
from a given spectrum, it needs to only down convert the generated signal of interest and
not nearby or adjacent noise signals or other closely spaced carrier signals. Large phase
noises also leads to large bit error rates seen throughout the network.
Causes of phase noise are usually due to thermal fluctuations, large vibrations,
over biased active devices, and very low Q passive networks. Selection of the type of
active device is also very critical for the resulting phase noise response. Typically the
magnitude of the corner frequencies of the active device is the primary catalyst to
enhancement of the 1/f flicker noise that factors into the computation of the oscillator
phase. It has been found that BJT typically exhibit corner frequencies in the Hz range
whereas GaAs FET’s have corner frequencies in the MHz range.
Phase noise is typically measured at a particular offset from the established
oscillator signal and is measured in the unit of decibels relative to the carrier power per
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Hertz of bandwidth or dBc/Hz. This is also commonly referred to as single-sideband
(SSB) noise. From [2.9] the oscillator phase noise can be characterize by a very well
know relation known as the Lessons phase noise model and is shown in Eq. 2-27.
⎡ 1 ⎛ ⎛ f o ⎞ ⎞⎛ f c
⎞⎛ FkT ⎞⎤
⎟⎟⎜⎜
⎟⎟⎥
⎟⎟ + 1⎟⎜⎜
L( f m ) ) = 10 log ⎢ ⎜⎜ ⎜⎜
1
+
⎟
⎢⎣ 2 ⎝ ⎝ 2QL f m ⎠ ⎠⎝ f m
⎠⎝ PS ⎠⎥⎦
f o = Resonant Frequency, f m = Offset Frequency, f c = Corner (Flicker) Frequency,

Eq. 2-27

QL = Loaded Q factor, F =Noise Figure, k = Boltzmann Constant, T = Temperature, PS = Input Signal Power

What this relation does is illustrate how the boundary conditions, transistor
parameters, and passive components influence the phase noise spectrum and gives a
particular device some form of predictability. Common methods used to reduce oscillator
phase noise are using very high Q resonating components, using an active device with a
low corner frequency, operation of oscillator at high power levels without producing
excess loop gain, and using a DC bias source that is very low loss.

35

CHAPTER 3: DEVICE SIMULATION, MEASUREMENT &
RESULTS
3.1 Simulation & Testing Methodology
Realization of these dielectric resonator oscillators requires a three stage
simulation process. First to design the high Q filters used in the termination network, full
wave simulation packages such as Zeland IE3D and Ansoft High Frequency Structure
Simulator (HFSS) are needed. Zeland IE3D is a solver that employs a “Method of
Moments” method to determine the current distribution in a given structure. It starts from
deriving the currents on each segment, or the strength of each moment, by using Green's
function. Green's function incorporates an electrostatic coupling function between the
moments. If the spatial change of the currents is known accurately then one can compute
the build up of charges at points on the structure [3.1]. HFSS is another EM solver that
employs a “Finite Element Method” of determining the same current distributions in a
given structure. It is a numerical technique for finding approximate solutions of partial
differential equations (PDE) over complex domains. The “element” commonly used in
HFSS is the tetrahedron that is formed from its adaptive meshing algorithm. The element
is formed or deformed after each adaptive pass based on the dimensionality of the basis
function. The advantage of using a mesh of tetrahedron versus the rectangular mesh is
that any arbitrary, non-uniform 3D structure can be solved more rapidly versus uniform
meshing solvers such as IE3D. The fields and currents distributions are determined in
each tetrahedron or rectangular mesh and the parameters usually reported by these
software’s are s-parameters, resonant frequencies, E/H Fields, antenna parameters, and
the current distributions themselves. In this study, multilayer passive structures were
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solved in HFSS and planar, fairly uniform structures were designed in IE3D (for
simulation time purposes).
After passive regions have been designed, a small signal s-parameter analysis is
required to adjust the passive impedances at all ports of the active device to ensure the
start up of oscillation. This is done in Agilent Advanced Design System (ADS) software
package. The entire circuit with the biasing network, active device, ports, and passive
elements (either imported in from HFSS/IE3D or created using ADS transmission lines)
are brought together in one layout. Finally, also using ADS, a large signal harmonic
balance simulation is required to simulate the actual startup and sustainment of oscillation
within the circuit. This simulation requires the use of a non-linear active model and a
definition on where in the circuit the closed loop gain exists.
After simulation and fabrication, real time characterization of the device is
required. For determining the filter characteristics of the passive termination networks a
40 GHz Agilent PNA L-series Vector Network Analyzer (VNA) and a 110 GHz PNA
CPW Probe measurement system were utilized. Agilent SOLT (short, open, load, thru)
calibration standards were used to move the measurement reference plane up to the
output of the coaxial or CPW line output port. From here, one or two port s-parameter
measurements are feasible. For characterizing the actually oscillator an Agilent 50 GHz
PSA Series Spectrum Analyzer was utilized. This is effectively a receiver module that
outputs the signal in terms of power versus frequency and the corresponding phase noise
can also be determined.
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Figure 3.2 Agilent 50 GHz PSA Series Spectrum Analyzer
Figure 3.1 Agilent 40 GHz
PNA-L Series VNA

F
Figure 3.3 Agilent 110 GHz PNA System, Cascade Microtech M150
Probe Station

3.2 Material and Passive Device Characterization
In order to properly design an oscillator to operate, careful considerations need to
be taken on the types of materials being used and the non-microstrip passive components.
Initial attempts to create a 2 GHz microstrip oscillator were made on a MG Chemical
double sided ½ oz copper clad FR4 material (60 mil thickness). The reported permittivity
from the manufacturer of the board was ≤ 5.4 and the loss tangent was ≤ 0.035 both at 1
MHz. Since this material was not characterized at the frequency of interest, a method
involving the use of a full wave analysis tool (HFSS) and measurements on a Vector
Network Analyzer (VNA) was utilized.
First, a two port ring resonator was designed in HFSS with a substrate that had a
variable permittivity and loss tangent (Figure 3.4). Both these parameters were varied
over a range of values and an actual design was fabricated and measured.
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Figure 3.5 Measured Result of Ring Resonator on
Unknown Substrate

Figure 3.4 HFSS Simulation of Ring
Resonator with Variable Substrate

The permittivity was derived from the location of the resonant peak. Once this
was determined, the loaded Q of the peak was derived using Eq. 2-22, Eq. 2-23 and the
relation below.

Qu =

1
tan δ

Eq. 3-2

Based of Eq. 3-2, the effective loss tangent can then be derived from the unloaded
Q value. When comparing the measured results with the simulated results, the effective
permittivity of the material at 2 GHz was determined to be 4.45 and the effective loss
tangent was determined to be 0.019.
Using this information, future designs utilizing this substrate proved to be far
more predictable, including an onboard TRL calibration standard that was designed,
fabricated and verified. Using this TRL kit, the chip inductors and capacitors (from
Johanson technologies) being used in the existing oscillator labs as DC blocks and RF
chokes needed to be verified. As lumped element components are subjugated to higher
and higher frequencies, at a point they will start to rapidly asymptote exponentially to a
high capacitance value and then suddenly drop down and become unstable. This point is
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commonly referred to as the self resonant frequency (SRF). Most common lumped
element components are not packaged well enough to handle frequencies in the
microwave range (packaging parasitic inductances & capacitances dominate the
equivalent circuit), so special consideration in packaging and placement of the device is
critical. Chip components at lower values of capacitance/inductance being used in the lab
were expected to be stable at 2 GHz. However, difficulties in the verification of transistor
s-parameters lead to the investigation of these chip components themselves. Two port
measurements (using TRL calibration) were conducted on a range of chip inductors and
capacitors at 100 MHz and 500 MHz all on the FR4 substrate. Two GHz measurements
were also taken, but the majority of the higher value capacitor/inductors values where far
too unstable and not reported here.
Table 2. SRF Values of Capacitors and Inductors
Inductors Measured and Inductance Values Derived from Appendix A
100 MHz
500 MHz
Chip – 220 nH
253 nH
317 nH
Chip – 47 nH
51.1 nH
65.4 nH
Chip – 39 nH
44 nH
52 nH
Chip – 27 nH
29.7 nH
32.6 nH
Chip – 8.2 nH
8.5 nH
8.6 nH
Chip – 6.8 nH
7 nH
7 nH
Chip – 5.6 nH
6.3 nH
6.3 nH
Chip – 4.7 nH
5 nH
5 nH
Chip – 2.7 nH
2.7 nH
2.7 nH
Chip – 1.8 nH
1.5 nH
1.5 nH
Chip – 1.0 nH
1.24 nH
1.26 nH
Capacitors Measured and Capacitance Values Derived from Appendix A
100 MHz
500 MHz
Chip – 68 pF
65.5 pF
84 pF
Chip – 1.5 pF
1.5 pF
1.5 pF
Chip – 0.6 pF
0.7 pF
0.68 pF
Chip – 0.5 pF
0.65 pF
0.65 pF
Chip – 0.4 pF
0.5 pF
0.5 pF
Chip – 0.3 pF
0.417 pF
0.422 pF
Chip – 0.2 pF
0.27
0.29
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Based on these results it appear that the majority of the capacitor values and some
inductor values were adequate for use at 500 MHz, but this study provided very unstable
values at 2 GHz with most components tested (primarily those at higher values). It is
believed that degradation of the SRF was due to packaging losses, losses due to possible
thermal shock from solder at the junction, slight possible inaccuracy due to onboard TRL
cal standards, and other parasitics inherent to the substrate. However, it should be noted
that if these devices were placed in a controlled soldering process rather than directly
soldered as done in this study, the SRF curve should be slightly improved from what is
being reported here.

3.3 Two GHz Microwave Oscillator Design
A 2 GHz microstrip series feedback oscillator was designed to help create a
process flow for the eventual higher frequency oscillators utilizing a dielectric resonator.
Many challenges existed in this design including proper DC-RF isolation, proper biasing
of the transistor, and the design of passive components to induce oscillation. To
effectively design a stable oscillator three different simulation types need to be
considered before fabrication. First, careful design of the DR filter or termination
network is necessary to produce the resonant response and phase required at the transistor
port. Second, in conjunction with the active device parameters, a small signal s-parameter
analysis is required to create passive conditions that will promote the oscillation start up
and help sustain oscillation within the circuit. Finally, a large signal harmonic balance
simulation is required to actually simulate that start up and determine if oscillation will be
sustained within that circuit. Typically, large amounts of optimization away from design
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procedures between steps two and three are required to create a stable oscillator as will be
apparent in the studies below.

3.3.1 Biasing Techniques
Isolating DC current paths from RF/Microwave regions and vice versa is always a
very critical aspect of any microwave design utilizing an active device. Improper designs
of these regions can lead to impedance mismatches in passive RF regions and also can
lead to the selection of an improper Q-point for the active device. A large capacitor could
easily serve as a DC block element to prevent the measurement probe from drawing DC
current away from the active device. Similarly, a large inductor could be used to block
AC signals from entering DC paths that could cause impedance mismatches. However,
the previous study presented limitations on the passive lumped components that would
ordinarily be used for this purpose. Although smaller values of these inductors and
capacitors can be stable at higher frequencies, their respective DC/RF blocking
capabilities decrease as a function of this change. The results from this study indicated
that alternate methods were necessary to provide adequate DC/RF isolation.

3.3.1.1 RF Choke
The purpose of the RF choke is to block AC signals within a certain frequency
band (or ideally the whole frequency band) from propagating on DC signal paths. To
create an RF choke at the frequency of operation, two λ / 4 wavelength lines were used to
create an open response at the interface between the RF circuit and the high impedance
line. The design simply attaches one λ / 4 line of relatively high characteristic impedance
(about 100 ohm) to a part of the RF circuit relatively close to the active device. The
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purpose of the higher impedance line is to create a larger resistance at the open end so to
increase the frequency range at which it acts as an open. At the other end of this line
another λ / 4 line (either in the form of a radial stub or open stub) is attached to create an
effective short at this junction. The following simulation study was conducted using a
Rogers RO4003 ( ε r = 3.55 & tan d = 0.0027 ) 32 mil substrate to characterize the
effectiveness of this network at 2 GHz and 20 GHz. Figure 3.6 illustrates two radial stub
networks and the effective open they each create.
OPEN

HIGH Z λ/4

OPEN

SHORT

λ/4

(a)
20 GHz Radial Stub

2 GHz Radial Stub
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(b)

Figure 3.6 Comparison of RF Choke Networks at Two & Twenty GHz
a) RF Choke. b) Response of Two GHz RF Choke (Two GHz Bandwidth less than 1 dB). c) Response
of Twenty GHz RF Choke (Nine GHz Bandwidth less than 1 dB).
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(b)

(a)

(c)

Effectiveness Study of Radial Stub
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Figure 3.7 Proof of DC Isolation
a) No extra line after short. b) 10 mm extra line after short. c) 30 mm extra line after short.

When introducing the RF choke network, the band at which it is operating as an
open can be characterized. Based on this result it appears to be operating as very efficient
choke at 20 GHz with a 9 GHz bandwidth and at 2 GHz with an approximate 2 GHz
bandwidth. Figure 3.7 illustrates how adding a longer length of line after the short will
not deter the response, proving the DC line is isolated from the RF response.
Based on this study, we can conclude that neither of these designs produces a
completely ideal open, but this RF choke network would have more room for error and
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would be a more desirable option for higher frequency designs. However, designs using
radial stub chokes are presented below at both 2 & 20 GHz.

3.3.1.2 DC Block Design
The purpose of the DC block is to effectively prevent DC current from passing
through a particular load and act as a thru at the frequency of operation. From the study in
3.1, it was apparent that the chip capacitors that could possibly be stable at the frequency
of interest (2 GHz) would not block the DC current effectively and acquisitions of the
bias Q-point was extremely difficult. Therefore a design employing two high
impedance λ / 4 wavelength lines coupled close together was used. The gap formed by
the coupled lines will not allow DC current to pass thru, but the structure would be a
coupled line band pass filter resonant at the λ / 4 frequency. The gap spacing controls the
amount of energy that is transferred in the pass band and the high characteristic
impedance of the line helps increase the bandwidth of the pass band region. Further
details on how the coupling and band pass response are achieved through the circuit
equivalent model that characterizes the even and odd mode propagation of the two lines
can be seen in [3.2].
Similar to the RF Choke, the response of the coupled line filter was far more
useful at higher frequencies due to the larger range of frequencies that fell within the pass
band. For the final 2 GHz design presented, high SRF lumped element (10 GHz) RF
chokes and high pass band (10 MHz to 18GHz) coaxial DC blocks were used.

3.3.2 Two GHz Oscillator Architecture
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Initial designs of the 2 GHz oscillator were attempted on the FR4 board used in
section 3.2. The purpose of this first design (seen in figure 3.8a) was to attain the
maximum output power from the oscillator at 2 GHz without considering the phase noise
response. First a small signal analysis was conducted by taking a two port measurement
of the biased transistor (in simulation) and the feedback stubs were varied to produce the
maximum amount of instability at both ports (i.e. maximize S11 & S 22 >1). Then the
open stub termination impedance was manipulated to appear in the unstable region of the
output stability circle at 2 GHz so to produce a large negative resistance. An Avago
AT41535 low noise silicon bipolar transistor (biased at 2 V, 10 mA) was used as the
active device. The load network was initially designed for maximum output power using
the relation (Eq. 1-3), but then optimized using the large signal harmonic balance analysis
tool in ADS to maximize the output power. The use of ADS microstrip models were
employed by entering material parameters in the ADS MSTUB tool and using a variety
of ADS microstrip types (opens, radial stubs, tapered lines, etc.) to design the circuit
(circuit diagram in Appendix B). No full wave simulation was conducted on this circuit.
The resulting simulated output power, seen in figure 3.8b, produced an output spectrum
of 14.2 dBm at 1.996 GHz.
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(b)

(a)

(c)
(d)
Figure 3.8 First Two GHz Oscillator Design and Measurements.
a) Fabricated Circuit. b) Simulation Output Spectrum. c) Initial Output Spectrum. d) Output
Spectrum after touching stub.

The measurement results recorded in this study were very unstable. At first, a
spectrum (figure 3.8c) starting from 1.08 GHz with a power of 8 dBm was observed. It
appeared to have a harmonic progression up to 6 GHz. However, after briefly touching a
radial stub near the output port, the spectrum readjusted to a very noisy output seen in
figure 3.8d. Here the largest peak seen was at 1.9 GHz with a power of 14.53 dBm, but
there was no distinct harmonic progression.
There were a couple issues with this design that were identified. First, the fact that
the response changed so rapidly when introducing noise into some arbitrary portion of the
circuit indicates that the passive elements themselves are not stable. In fact, it was found
that the large substrate thickness (60 mil) led to the λ / 4 radial stubs actually radiating

47

like short λ / 4 wave antennas. This was verified by closely shielding the stub with a
piece of copper and monitoring the rapid change in response. Secondly, the
implementation of the DC blocking lines was very difficult due the fabrication tolerances.
Non-uniformity in the lines leads to irregular coupling and therefore an unpredictable
result. Assuming the first response was the more stable response; the design failed to
produce an oscillation spectrum with the first harmonic set to 2 GHz, but rather created
an oscillation spectrum with the first harmonic set to 1 GHz.
The purpose of this next study was to design an oscillator that followed the design
guidelines from Eq. 1-3 and would also allow for a large signal simulation convergence.
Corrections from the shortcoming of the first design used in this design included the use
of a thinner 32 mil lower loss substrate and a higher Q termination network. Two
oscillators were designed with one following the design guidelines and the other again
tuned in the harmonic balance simulation to promote more oscillation power. One
common problem that was constant throughout all designs presented in this paper is that
small-signal design guidelines (most of the time) produced simulation errors in large
signal harmonic balance simulations. These errors are typically due to violations of the
Barkhausen criterion and spurious oscillations at other frequencies interfering with design
frequency.

The

oscillators

were

designed

on

a

Rogers

RO4003

( ε r = 3.55 & tan δ = 0.0027 ) substrate and made use of a 2 GHz ring resonator that was
designed to have an unloaded Q of approximately 217. The resonator coupling network
was designed in Zeland IE3D and the resulting s-parameters were imported into ADS
(circuit in Appendix B). The use of DC coupled lines and radial stubs were used as
biasing elements. The length of the feedback stubs and the phase of microstrip after the
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(a)

(b)

(c)

(d)
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(e)

(f)
Figure 3.9 Two GHz Oscillators Created with Two Optimized Load Networks
a) Oscillator created with ideal design guide load. b) Oscillator created with tuned load
c) Measured & Simulated Output Power Spectrum of (a).
d) Measured & Simulated Output Spectrum of (b).
e) Measured & Simulated Phase Noise of (a).
f) Measured & Simulated Phase Noise of (b).

ring resonators are varied in simulation to produce the largest input reflection at the drain
of the transistor. The load was created using relation from Eq. 1-3.
The first oscillator employing the design guidelines produced a simulation result
that exhibited a very low output power (-1.15 dBm) at 1.952 GHz and a high phase noise
of -55.6 dBc/Hz at a 10 KHz offset. After measurement, the oscillator did indeed produce
a very unstable oscillation at 2.053 GHz with an output power of -19.63 dBm and a phase
noise of -66.9 dBc/Hz at a 10 KHz offset. The power spectrum exhibited many spurious
oscillations and the carrier frequency of interest was very unstable and jittered quite a bit,
both in frequency and magnitude. The resulting phase noise spectrum was close to what
was expected but at higher offsets there are minor spurious oscillations close to the
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carrier that cause large spikes in phase noise. Ideally, the spurious oscillations near the
carrier should not exist and is a significant problem in this measurement.
The second oscillator employing a large signal tuned design predicted at better
output power of 2.313 dBm at 2.03 GHz and a better phase noise response of -93 dBc/Hz
at a 10 KHz offset. After measurement, the oscillation did indeed produce an oscillation
at 2 GHz with an output power of 9.13 dBm and a phase noise of -95 dBc/Hz at the 10
KHz offset. However, this oscillation was not the first harmonic of the oscillator but
rather a strong second harmonic. The phase noise response also was effected by nearby
spurious oscillations close to carrier at higher offset frequencies.
These two designs helped determined more issues in the design process of a 2
GHz Oscillator. From a design standpoint, the microstrip line and DC blocking lines
coupling to the ring resonator was believed to be far too long (close to λ ) and most likely
produced a resonance of its own that interfered with the ring resonance. The EM solver
would not have picked up on this effect in this design because the DC blocking lines were
not included in the DR filter design. Secondly, although transistor Q-point was verified in
DC measurement it was still suspected that the radial stub/high impedance line structures
were not creating an ideal enough open to not affect the output response. In addition,
since the effective bandwidth it acts as an open is not very broad, it was expected that
spurious oscillations at lower frequencies and their associated harmonics would influence
the design frequency spectrum.
From results gathered from these last two studies and other 2 GHz oscillator
attempts not mentioned in this study, a final 2 GHz oscillator was designed using high
SRF RF chokes and coaxial DC blocks as the biasing isolation components. The circuit
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was designed on the same Rogers RO4003 substrate with the same ring resonator and
transistor. The design was made by characterizing the loop gain rather than using the
design procedure from Eq. 1-3. All the passive components in this design were simulated
and tuned in IE3D full wave analysis software. The termination coupling network was
designed to produce a large input reflection coefficient, but also the phase of the feedback
stub was also varied so that the combination of this variation and phase of the termination
network would produce a negative resistance only at the resonant frequency and all other
points would be stable (figure 3.10b). Then the load network was created to create a large
loop gain that would satisfy the Nyquist stability test (figure 3.10c). The resulting circuit
and output parameters were successfully simulated at 2.014 GHz with an output power
and phase noise seen in figure 3.10d & e.

(a)

(b)

(c)

(d)
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(e)

(f)

(g)
(h)
Figure 3.10 Final Two GHz Ring Resonator Oscillator
a) Fabricated Two GHz Oscillator. b) Output reflection of Γin . c) Tuned Nyquist Stability Plot. d)
Simulated Output Spectrum. e) Simulated Phase Noise Spectrum. f) Measured Output Power
Spectrum. g) Measured Phase Noise Spectrum. h) Measured 2nd Harmonic Output Power.

From simulation, 9.17 dBm was expected at 2.014 GHz with a phase noise of 107
dBc/Hz at a 10 KHz offset. The measured result produced a first harmonic at 2 GHz with
an output power of 11.79 dBm and a phase noise of -106 dBc/Hz at a 10 KHz offset. Also
the second and third harmonics were predicted fairly accurately both at about -11.04
dBm. The phase noise spectrum from 100 Hz to 1 MHz was not degrading uniformly as
predicted in the simulation which is more than likely due to nearby spurious oscillations
not accounted for. This final design procedure proved to be very useful in predicting
oscillator behavior. Although this optimized result may not follow the design rules for
maximum output power, the fact that the loop gain requirement takes precedent allows
for more repeatable and dependable designs. Also using lumped element high SRF
biasing components significantly helped in design and in the device realization.
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3.4 Unloaded Q Factor Determination of Embedded DR
The embedded dielectric resonator filter design is the next critical aspect of the
oscillator design. To determine how useful a filter element can be, it must be completely
characterized in the medium in which it will be utilized. In this study, the unloaded Q of
the DR effectively represents the maximum filter potential a given device has. For
instance, a filter with an infinite unloaded Q factor will mean that this filter has the
capability to pass a signal exactly at the frequency of resonance and no where else. The
unloaded Q factor is also dependant on the frequency of its use. As frequency increases,
the Q of a given filter will decrease. This is because the tangential dielectric loss factor is
a function of frequency.
In order characterize the DR filters being used in this study, a weak coupling
structure is necessary to pass a small amount of energy through the DR. The small
amount of coupling should not perturb the fields of the dominant TE01 mode of the
resonator which should allow for the filter to be working close to its optimum capability.
Therefore, the effective loaded Q of the DR should be very close to the unloaded Q of the
resonator in the medium. To first characterize the unloaded Q of the embedded dielectric
resonator in simulation, an HFSS Eigen mode simulation was conducted. In this
simulation the DR is embedded in the substrate and the whole structure is defined in a
PEC boundary. This effectively will prevent radiation losses, which is the largest source
of loss for the DR. The Eigen mode simulation meshes the entire object and computes the
resonances and the field distributions of those resonant modes starting from a particular
frequency point. For each mode it will also produce a corresponding unloaded Q factor.
The DR used in this study was a Trans-Tech 8735-0120-052 BaZnTa-oxide resonator
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with a permittivity between 29.7 & 31.7 (started simulations with 31.7). Table 3
illustrates the first four modes of the embedded DR and their respective Q factors.
Table 3. H-Field Patterns a) Mode 1. b) Mode 2. c) Mode 3. d) Mode 4

(b)

(a)

(c)

(d)
Frequency (GHz)
20.265
21.577
21.727
21.885

Mode 1
Mode 2
Mode 3
Mode 4

Unloaded Q Factor
2259
536
419
586

It is apparent based of the field pattern that the dominant TE01 mode is the first
mode found at 20.265 GHz. Also looking at the mode breakdown, the first mode
produces the largest unloaded Q of 2259. The permittivity of the DR primarily effects the
location of the resonant frequency. If the assumed permittivity is slightly off, a change in
the resonant frequency is the only expected dominant effect. The Q should remain
relatively the same. The H-field is plotted to illustrate where in the field distribution the
most magnetic coupling can be attained.
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3.4.1 Dual Slot Coupled K-Band DR Filter
The first method of coupling to the embedded DR that was investigated was the
use of a microstrip feeding a narrow slot in a ground plane to inductively coupling to the
magnetic field of the embedded DR. The slot is essentially a rectangular aperture in a
ground plane that can be used for a multitude of purposes. For instance if a narrow slot is
created with a length roughly λ / 2 from end to end, it effectively act as a dipole antenna.
This happens when the current distribution is maximum at the ends of the slot and zero at
the center, which means the potential difference is maximum at the center. Conversely, if
the length is confined to λ / 4 or less, it is more influenced by the magnetic current field
and acts as an inductive coupling element. Variation in this length within this region is
used to determine the desired coupling value and the width is tuned to a narrow value to
help confine the fields between the slot and the DR.
The microstrip that is placed above it is varied in phase in such a way to allow the
maximum amount of magnetic field coupling to occur between the microstrip and slot.
Typically, with an open ended microstrip stub, the E-field is strongest at the end of the
stub, so ideally the slot should be place about λ / 4 before the end where the H-field will
theoretically be strongest. However, in practice the actual location of the slot to attain the
best matching may be slightly off that λ / 4 point. Table 4 illustrates the weak coupling
slot structure that was designed to characterize the unloaded Q of the resonator and the
measured/simulated results.
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Table 4. Simulated vs. Measured Results of Weak Coupling DR Filter
Simulated
Measured

Trans. Coef. [dB]

-10

Simulated
Measured

-20
-30
-40
-50
-60
20.1

20.2

20.3

20.4

Freq. [GHz]
Resonant Frequency: 20.236 GHz
Resonant Frequency: 20.283 GHz
dB Peak: -20 dB
dB Peak: -26.89 dB
QL: 2044
QL: 2081
QU: 2275
QU: 2180

This dual slot weak coupling structure was able to characterize the unloaded Q
very accurately. The frequency of resonance was also only slightly off, which indicates
that the assumed effective permittivity of 31.65 can be used in future simulations. The
slight difference in the peak is more than likely caused by the fabrication tolerance of the
slot width and the unknown loss characteristics of the extremely thin plastic bonding
layer.
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3.4.2 Single Slot Reflection Mode K-Band DR Filter
Since the desired oscillation type is a series feedback oscillator, a single slot
reflection mode DR filter is necessary. When the feeding microstrip is terminated on both
ends the reflection response should resemble that of a very narrow band stop filter. A
strong coupling (wider slot) architecture is designed as seen in figure 3.12a. Again, the
purpose of the slot is to couple to the dominate TE01 mode of the DR. To ensure that
radiation losses are kept to a minimum, the DR is enclosed between a top and bottom
ground planes.
The return loss seen in figure 3.11 illustrates that the slot is coupling to two
modes of the DR. This was expected based of the Eigenmode simulations seen table 3,
because the magnetic field orientation of mode 1 & mode 2 both have the capacity to
couple to the slot. However, their resonant frequencies are spaced approximately one
GHz apart, so this structure should still be viable for this application.

(a)

(b)

58

Band Stop Response of Simulation & Measurement
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Figure 3.11 Study on Slot Coupled Reflection Mode DR Filters
a) Ideal Reflection Mode Simulation Results. b) Refection Mode Simulation with SMK. c) Fabricated
Reflection Mode Filter with SMK.

The simulation with ideal wave ports produced the desired response, but the
measurements produced a response with a very high off resonance response with SMK
connectors. This off resonance is a major problem because there needs to be a distinct
separation between the resonant frequency and other nearby frequencies. Based on this
result there is only a separation from -7 dBm to -9 dBm between the resonant point and
the noise floor. A simulation with SMK connectors was then conducted and the response
was very similar to the measurement response. From this result, it was hypothesized that
the cause of the high off resonance was due to reflections induced from the SMK
connectors. The study in the next section was conducted to verify this claim.

3.4.2.1 CPW Single Slot K-Band DR Filter
To further decrease the effects of the ports on the simulation, a grounded CPW to
microstrip slot coupling structure was used. The design for the GCPW to microstrip
transition was based off of [3.3] and [3.4]. The design was created such that the
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reflections due to the GCPW to microstrip transitions were kept to a minimum at the
frequency of interest (20 GHz). Figure 3.12 illustrates the GCPW to microstrip structure
and the corresponding measurement.
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(e)
Figure 3.12 Study on Slot Coupled Reflection Mode DR with an CPW to Microstrip Transition.
a) Simulated CPW to Microstrip Single Slot DR Filter. b) Fabricated CPW to Microstrip Single Slot
DR Filter c) Simulated and Measured Result d) CPW to Microstrip Transition in a copper via cavity.
e) Simulated result of (d).
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A two port CPW probe measurement was made and the resulting reflection
coefficient was documented. The measured response still exhibited a large off resonance
response which was determined to be due to the GCPW-Microstrip transition and to
possible parallel plate modes existing between the two ground planes. In Figure 3.12d,
attempted to cut down on parallel plate modes in simulation by using plated vias, but the
corresponding response did not show significant improvement. In fact, the via cavity
itself produced a resonance that interfered with the DR resonance. Given all these issues,
this DR filter was used in the oscillator design in hopes that the issues primarily dealt
with the port reflections that would not be present in the oscillator topology.

3.5 Embedded Slot Coupled K-Band DRO Design
Using the DR slot coupled design presented in 3.4.2, a K-Band embedded DRO
was created as seen in figure 3.13. The method of designing this oscillator was similar to
that of the final 2 GHz oscillator in that a large negative resistance was created at the
output port and the Nyquist stability test was verified in conjunction with a given load.
Then using the large signal analysis, the load was optimized such that the largest output
power could be attained without violating the Barkhausen criterion. All passive, biasing,
and isolation components were simulated in Full wave simulations and imported into
ADS. Since the device was to operate beyond 18 GHz, an SMK connector was used at
the output port.
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(a)

(b)

(c)

(d)

(e)
(f)
Figure 3.13 Twenty GHz Slot Coupled Embedded DRO Simulation & Results
a) Fabricated 20 GHz Embedded DR Oscillator. b) Simulated Termination Network. c) Simulated
Output Power Spectrum. d) Simulated Phase noise. e) Measured Output Power. f) Measured Output
Power with Simplified Biasing Network.

The predicted performance of the oscillator had an output power of about 7.308
dBm at 20.19 GHz and a phase noise response of -107.75 dBc/Hz at a 10 KHz offset.
However, the measurement produced a first harmonic at 10.67 GHz at -17.92 dBm and a
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second harmonic at 21.17 GHz at -13.01 dB with very inconsistent phase noise between
80 to 101.4 dBc/Hz at a 10 KHz offset. The first hypothesis on what caused this
measurement inaccuracy was an potential error in the biasing topology. In figure 3.13f
another biasing topology was used to produce the same Q point (2V, 10 mA), but the
same output spectrum as seen before was realized. After conducting the study in section
3.6 (next section) and from previous passive measurements, it was determined that the
coupling between the microstrip/slot and DR was not as predicted and the behavior of the
transistor that was expected from the ADS non-linear transistor model was not achieved
in this fabrication.

3.6 Twenty GHz HEMT Input Reflection Coefficient Study
In the series feedback oscillator, it is very important to know what the output
impedance, as frequency changes, is at the input reflection coefficient. It is very common
for an active device to not exhibit the predicted behavior as per the ADS non-linear
model. This can be due to a multitude of reasons such as inductances introduced from the
packaging that is not taken into consideration in the ADS model, damage to the transistor
due to thermal shock brought on by high temperature soldering, and incorrect or over
biasing that can damage the device instantaneously.
This purpose of this study was to characterize how well the predicted behavior of
the transistors (at 20 GHz) operated versus their corresponding ADS non-linear model
parameters. A simple open stub termination was used to produce a large frequency range
(centered around 20 GHz) of negative resistance at the drain port of the NE3514SO2
HEMT. Conversely, for the NE320184 HEMT, the open stub was designed to produce
complete stability around the 20 GHz point. Then a one port s-parameter measurement
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was taken on a VNA at this point to verify this range. The same biasing methodology was
used from section 3.5 and all passive regions were simulated in IE3D and then imported
into ADS. Figure 3.14 illustrates the fabricated test boards and results (simulated and
measured).
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Figure 3.14 Study on Input Reflection Coefficients for 20 GHz HEMT’s
a) Fabricated NEC NE3514SO2 Test Board. b) Fabricated NEC NE350184 Test Board. c) Simulated
and Measured Input Reflection Coefficients at various feedback stub lengths.

Both transistors were biased at 2V & 10 mA. Plated vias were used at ground
connections to minimize the inductances typically associated with grounding.

The

resulting response for the NE3514SO2 HEMT was expected to produce a negative
resistance ( Γin > 1 ) over a frequency span of 1.5 GHz. This actual response produced a
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negative resistance over only 50 MHz. The feedback stubs were manually tuned (cut
down) to see if there was an improvement of this frequency region. Unfortunately, only a
shift in frequency of where the largest gain resides was seen and the effective bandwidth
remained practically the same. Similarly, the NE340184SO2 HEMT was designed to be
completely stable over the whole band, but negative resistance peaks still were present
around the 20 GHz design frequency and exhibited about the same negative resistance
bandwidth. When relating this study to the previous slot coupled DRO presented in
section 3.5, it is apparent that the instable regions found in measurement here in fact
corresponded to the spurious oscillations seen in the measured response of the slot
coupled DRO. Hence, it can be concluded that expected behavior of the transistor as per
the ADS non-linear model was not achieved.
There are a couple reasons why this behavior occurred. First, the fabrication of
the DC blocking lines was not ideal and there was some non-uniformity to the gap
spacing. Secondly, the transistor placement was done using a soldering iron which more
than likely damaged the transistor slightly due to thermal shock. At lower frequencies this
small damage as acceptable, but at frequencies so close to the cutoff of the actual device,
these small damages cause substantial abnormal behavior for the HEMT. Thirdly, the
substrate used was fairly thick (32 mil) for this device, and the manufacturer suggests that
the substrate immediately under the HEMT should be 10 mil for best results. This thicker
substrate may have caused surface waves that would have interfered with the transistor
operation. Finally, it was also possible that the SMK connector itself could cause some
internal reflections that would influence the response. From this study it was apparent
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that special care needs to be taken in transistor placement for devices operating at this
frequency and thinner substrates may lead to better results.

3.7 Design of Embedded DR Coupled to Embedded Microstrip
An embedded microstrip design was created to couple to the embedded DR. The
motivation behind using the embedded microstrip was to eliminate the issues of the slot
coupling to multiple undesired modes (i.e. higher order DR modes & parallel plate
modes). A wafer mount transistor (Avago VMMK 1225) was used in this oscillator
design in hopes that the impedances introduced by the packaging leads would be reduced
such that the device would produce s-parameters that are closer to the predicted values of
the non-linear ADS model. Hence, a grounded CPW (GCPW) line structure was used
based on manufacturer specifications for transistor placement. Since the magnetic fields
of the microstrip are stronger than that of a GCPW line, an embedded GCPW to
microstrip transition was employed to couple to the DR. Also to minimize the substrate
stack, a GCPW to GCPW via configuration was used on the same substrate layer. A
common problem with transmission lines using grounded CPW lines are the existence of
parallel plate modes between the upper and lower ground planes which influences the
output response. To alleviate this problem, plated vias are created between the two
ground planes to create an effective dielectrically loaded waveguide with a cutoff
frequency well above the operating frequency. The effective dielectrically loaded
waveguides created here has a cutoff of about 30 GHz and suppresses parallel plate
modes substantially. Further discussions on this plated via waveguide procedure can be
seen in [3.5]. The coupling was created to produce an insertion loss that would produce a
QL/QU equal to about 0.6 which in this case is about -8 dB. The reason for this is
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because empirical studies presented in [3.6] have shown that this ratio produces the
optimal phase noise response in future potential parallel feedback oscillators. This
transmission mode DR filter was created in house and fabricated offsite by Circuit
Graphics Incorporated. The design of these filters and the resulting circuits are seen in
figure 3.15.
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Figure 3.15 Study on Embedded Microstrip and Transmission & Reflection Mode DR Filter
a) Simulated Embedded Microstrip Structure. b) Fabricated Structure. c) Offsite Fabricated Structures.
d) Simulation Versus Measurement Results.

The simulated and measured results had very good agreement with each other
over a fairly large band. This also reinforced the findings from the previous design that
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the effective permittivity of DR is 31.65. The measured loaded Q from the in house DR
filter was about 657, but the expected loaded Q factor was to be about 984. The loaded Q
from the structure created offsite is slightly worse at 526 and the frequency is shifted
slightly from 20.76 GHz to 20.45 GHz. However, the insertion loss is much closer to the
expected value. This reduction in loaded Q is attributed to misalignment due to
fabrication tolerances. If the DR is not situated between the two feeding microstrips
exactly, this reduction of Q and reduction insertion loss is expected. However, the
advantage of this design over the slot design is that the resonant peak is very well defined
and when used in an oscillator circuit can produce a well defined negative resistance at
the resonant frequency.
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Figure 3.16 Embedded Microstrip Reflection Mode DR Filter
a) Simulated Structure b) Offsite Fabricated Design c) Simulated Versus Measured Results.
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A reflection mode coupling structure based on the desired termination network
used in DRO in the next section was also created and fabricated offsite. Similarly, the
expected loaded Q of 814 was not attained, but rather a loaded Q of 487 at 20.57 GHz.
However, immediately around the resonant peak there is a distinct separation between the
noise floor (-20 dB) and the peak (-9.14 dB) which is a favorable characteristic for
implementation in a DRO.

3.8 Embedded Microstrip Series Feedback Oscillator Design
This final design utilizes the embedded microstrip topology used in section 3.7.
The advantage of this design versus the slot coupled design is that the microstrip does not
couple to higher order modes present in the cavity or the DR and produces a very well
defined peak at the resonant frequency. For simplicity reasons, a series feedback
oscillator was chosen to utilize the embedded termination network. The oscillator design
utilized the root locus technique seen in [2.4]. The inverse input reflection coefficient is
plotted with changing frequency on a smith chart along with the reflection coefficient of
the load. The load is designed such that it intersects the inverse input reflection
coefficient circle in the opposite direction with varying frequency. The active device used
in this design was the Avago VMMK 1225 E-Mode PHEMT. The advantage of this
device is that it is a wafer mount device so inductances introduced by the packaging are
kept to a minimum. Secondly, since it is an enhancement mode device it does not require
a negative bias, so one power source is all that is necessary. The device has to be placed
on the substrate using a rework station with a particular reflow specification. The
oscillator is made up of grounded CPW transmission line for load matching, DC/RF
isolation, transistor placement and probing. An embedded microstrip is used to couple to
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the DR because it induces a stronger magnetic field coupling than that of the grounded
CPW. The vias that connect the GCPW to GCPW signal lines are designed to minimize
insertion loss as much as possible. To achieve this, the diameter of the vias and the
proximity of the ground plane at end signal line ends are optimized. It is found that very
little energy is dissipated in the transition when the vias have roughly the same diameter
as the width of the signal line and the ground plane at the end is as close as possible to the
signal line (limited by fabrication tolerances). Copper plated vias are placed between the
ground planes of the grounded CPW to help prevent parallel plate modes from interfering
with the signal path. Instead of using radial stubs, simple open ended λ / 4 lines are used
to create the effective short for the RF choke. Coaxial 2.92mm DC blocks are used on the
CPW probes to provide the DC isolation needed for proper biasing. Figure 3.17 illustrates
the layout and results.

(a)

(b)
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(c)

(d)

(e)

(g)

(f)

Figure 3.17 Twenty GHz Embedded Microstrip DRO Simulation & Results
a) Simulated Embedded Microstrip DRO. b) Input Reflection Coefficient plotted with Load Reflection
Coefficient c) Simulated Output Response. d) Simulated Phase Noise Response. e) Fabricated Embedded
DRO’s. f) Measured Output Power. g) Measured Phase Noise
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The simulated results of this structure prove that with proper prediction,
fabrication, and placement of active device, the expected output power and phase noise
should be realizable. However, the fabricated DRO did not produce the expected output
spectrum or phase noise. An output power of 4.4 dBm was seen at a non DR frequency of
11.01 GHz. The phase noise at this point is found to be -91.8 dBc/Hz, but was
inconsistent due to the low Q termination impedance driving the oscillation at this
frequency.
It is determined that the observed oscillation is due to the transistor creating a
completely unstable condition around 11 GHz and not at the frequency of interest. The
impedance of the shorted line at the emitter port of the FET should have driven the other
two ports of the FET into an unstable state at 20 GHz. Also the DC biasing of the FET
was verified to operate at approximately 2V & 20 mA. The fact that the unstable region
was not created at 20 GHz leads to the conclusion that at this frequency the transistor did
not match the expected value dictated by the Avago ADS non-linear model. With an
unpredictable FET driving the oscillator, it is nearly impossible to accurately predict the
desired oscillator output parameters. With a more predictable FET, this oscillator should
have a greater chance of operating as per the predicted ADS Harmonic Balance
determinations.
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CHAPTER 4: DEVICE FABRICATION
4.1 Design Layouts
Many techniques were used to fabricate the numerous oscillators and filters
presented in this study. To create the circuit layout in each case either transfer fabrication
or photolithography was used. The advantage of using the transfer fabrication process is
that the process flow is very simple and produces very good results for circuits that don’t
require very accurate dimensions (tolerance: +-200 um). This process was primarily used
for circuits at the 2 GHz region. The procedure for the transfer fabrication is seen in
Appendix C. For higher frequency designs, a photolithography fabrication process was
utilized. The advantage of this procedure are that finer structures are possible (about 50
um) and etching rates are more tightly controlled. However, the mask plays a huge role in
the accuracy of this method and if the mask dimensions do not have a good tolerance then
resulting circuit will be inaccurate as well. Figure 4.1 shows and example of this with one
transparency masked made on a common HP LaserJet printer and another made
professionally from Pageworks. A detailed procedure on the photolithography process is
in Appendix C.

(b)

(a)
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(c)
(d)
Figure 4.1 Comparative Study on Mask Fabrication Capabilities
a) Mask created on HP LaserJet. b) Mask created by Pageworks. c) 2nd Mask Created with a Xerox
Printer. d) Etched Substrate with Pageworks mask.

4.2 Two GHz Layout
As mentioned before, the final 2 GHz oscillator design was fabricated using the
transfer fabrication process. The layout (figure 4.2) was created in CorelDraw. The black
portion represents the copper potions of the circuit. Chip and tunable resistors (trimmers)
are used to bias the transistor and the transistor is soldered directly to the board on a low
heat setting right above the melting point of the solder. SMA connectors are soldered to
both sides of the fabricated board. A coaxial DC block and an Agilent 50 ohm calibration
standard are used as the termination. To create the ground vias, holes are drilled to the
diameter of a 28 gauge wire and a small piece of this wire is fed through the hole and
soldered on both sides.
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(a)

(b)
Figure 4.2 Transfer Paper Mask & Final Two GHz Ring Resonator Oscillator
a) Mask created for final 2 GHz Oscillator b) Fabricated 2 GHz Oscillator
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4.3 Embedded Filter Layout
Creating the embedded DR filters used in this study was more of a challenge.
Each layer in the structure needs to have its own layout and in some cases required
double-sided photolithography. The first embedded filter presented in this study was the
dual slot weak coupling design seen in Table 3.1. This particular filter required a 6 layer
stack of multiple thickness of Rogers RO4003 series substrate. Figure 4.3 illustrates the
masks of the layers of the stack. To bond the layers together, a thin layer of plastic was
used in between each layer. The dielectric properties of the plastic is unknown, but after
bonding it effectively reflows almost completely out and it is assumed (and verified in
measurement) the effects in terms of additional loss is minimal.

(a)

(b)

(c)
Figure 4.3 Transparency Masks for Tx Mode Weak Slot Coupling DR Filter
a) 32 mil Top & Bottom Layers. b) 32 mil Backside Top & Bottom Layers & 32/20 mil DR layer. c)
12 mil inner layers.

The fabrication of this device starts with cutting out a 100mm by 50 mm
rectangles of all the layers used in the stack. To attain alignment between all the layers,
four holes (1/8 inch diameter) are drilled through all layers at the four corners of the
stack. The inner layers are completely etched off and a hole is drilled for the DR
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placement. The DR hole location is determined based of its relative location to the known
alignment holes. Since the DR is about 50 mils thick, two layers of dielectric (roughly 32
mil and 20 mil) need to have to form this hole for the DR placement. Transfer paper
masks for the top and bottom layers are needed to create the slot and feeding lines. In this
first attempt, photolithography was not used but is used in future designs for better
accuracy. First the pattern is laminated onto the copper surface (transfer paper mask
aligns with alignment holes). Then the back side of the substrate is taped to prevent
etching on the ground plane. After etching and an acetone, methanol, deionized (DI)
water bath, the back side transfer process begins for the slot. The front side is taped to
prevent additional etching and after the second etching process the ground plane slot
should be formed. To allow space to fit a flange mount SMA connector on both sides of
the structure, square cutouts (indicated on the transfer mask) using a Dremel tool are cut
out. Following this process, the plastic bonding film needs to cut and placed between
each layer. To avoid bonding to the actual bonder, the plastic should be cut at least a ¼ to
½ inch away from the edges of the substrate. Also the film is cut around the inner DR
holes and alignment holes. After the stack with the plastic film is complete, 1/8 inch
hollow copper rods are cut to roughly the same thickness as the stack and placed inside
each alignment hole. Then the whole stack it placed in the Multipress S substrate bonder
for a process that takes roughly 2-3 hours. The details of the Multipress S bonder
operation can be seen in Appendix C. After bonding, the flange mount SMA connectors
are placed and the device is ready for measurement.
The next embedded filter type created was the various single slot band stop filters.
These structures required a shorter stack of 5 layers of RO4003. A similar process as just
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mentioned was used to create this filter, except that photolithography was used to create
the patterns rather than transfer fabrication. However, the transparency masks had some
inaccuracies due to the limitations of the accuracy of the HP Laser printers. Figure 4.4
illustrates the masks used to create this device.

Figure 4.4 Transparency Masks for Reflection Mode CPW to Microstrip DR Filter

Since this final single slot design does not require SMA connectors, no square cutouts are
necessary. After bonding, the alignment holes can be cut off using a band saw or
anything that gives a straight cut.
The final embedded filter design that utilized the embedded microstrip required a
far more complicated fabrication process. Transparency masks were fabricated by
Pageworks and the accuracy of the mask was at a 20 um tolerance. Roger RO4350 was
used as the substrate and the entire stack consisted of four layers. Three layers of Rogers
RO4450B (3.6 mil) prepreg was used as the bonding material. The top 10 mil layer
consisted of the feeding network and probe points, so most fabrication effort was placed
on this layer. First all the layers in the stack were cut out into 3 inch wafers on the LPKF
Protomat S milling machine. Also alignment holes (1/8 inch diameter) and copper vias
holes (18 & 20 mil diameter) were drilled out. Next photolithography was used on both
top and bottom sides of the 10 mil layer to create the feeding microstrip and the GCPW
probe locations. After etching, copper tape is placed over the copper patterns only
exposing the small via holes. The 10 mil wafer was then placed in a DC/RF Sputtering
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chamber for 20 minutes (on both sides) to create a copper seed layer inside the via holes.
A detailed description of the DC/RF sputtering procedure is in Appendix C.

Figure 4.5 Photolithography Masks for the Embedded Microstrip DR Filter

After sputtering, the wafer is placed in the IKo electroplater to grow a thicker
layer of copper on top of the sputtered copper. The deposition rate is approximately 4 um
every 20 minutes. A detailed procedure on operating the electroplater is in Appendix C.
After electroplating the stack is formed with the cut out prepreg layers and alignment
rods. Prior to forming the stack, all the substrate layers need to be pre baked in the oven
for 20-30 minutes at 120 to 150 C to remove any residual moisture. Also special care
needs to be taken when handling the prepreg such that no debris appears on its surface.
After the stack is formed, it is placed in the EVG wafer bonder and the Rogers reflow
settings are programmed in to properly bond the prepreg to the substrate. Procedures on
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operation of the EVG wafer bonder is in Appendix C. Finally after the bonding is
complete, the circuit is cut out from the wafer and is ready from measurement.

4.4 Embedded Slot Coupled DRO Layout
The embedded oscillator design required steps common in both the embedded
filter design and the planer oscillator designs. First the transparency masks were printed
on an HP LaserJet printer. The accuracy was not very good, but the design in simulation
had some room for error. Then after the photolithography process, the alignment and
bonding process with the Multipress S and plastic bonding film is conducted. After the
circuit is designed the NEC NE3514SO2 FET is soldered onto the board along with the
lumped element passive resistors and DC biasing wires. Finally the SMK connector is
placed on the end for measurement.

Figure 4.6 Photolithography Masks for Slot Coupled DRO
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4.5 Embedded Microstrip Coupled DRO Layout
The final oscillator design that was introduced in this study was fabricated off site
by Circuit Graphics Incorporated. The layout of the device is seen in Figure 4.7. The
substrate chosen was the Rogers RO4350 ( ε r = 3.66 & tan δ = 0.0037 ) because it is an
ideal dielectric for multilayer fabrication and has very stable electrical properties over
frequency. Roger RO4450B Prepreg was used as the bonding agent also for its low loss
capability. The process flow for fabrication involves patterning the copper transmission
lines on both sides of the top 10 mil layer, then drilling out the vias holes which are then
plated. Next the hole for the DR is drilled out on the 20 and 30 mil etched layer and the
entire stack the bonded together. The entire 4 layer stack was fabricated, but the
placement of the active device and passive lumped components still needed to be done in
house. The CRS Fine-Placer Rework station is used to place the active device on to the
substrate with a particular reflow setting that would not damage the transistor packaging.
After placement of passive components and active device, the device is ready for
measurement on the probe station VNA.

(a)

(b)
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RO4436 (20 mil)
RO4436 (30 mil)
RO4436 (20 mil)
RO4436 (10 mil)
Ground Plane

Plated Vias

Backside Copper Pattern
RO4450B PrePreg (3.6 mil)

Dielectric Resonator

Top Copper Pattern

(c)

(d)
Figure 4.7 Layout of Embedded Microstrip Coupled DRO
a) Top Layer View. b) Backside of Top Layer c) Cross Sectional View of Multi-Layer Stack. d)
Application of Passive and Active Devices Using CRS Rework Station & Final Circuit.
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CHAPTER 5: CONCLUSIONS
5.1 Summary of Results
From this study a proof of concept of an embedded dielectric resonator oscillator
was presented. Initial designs of embedded DR filters were conceptualized, rigorously
simulated, fabricated and verified in measurement. Secondly, 2 GHz planar oscillators
were designed, simulated and fabricated to successfully create a procedure in successful
oscillator design. Two variations of the embedded DRO were designed, simulated,
fabricated, and measured. Simulation results in both designs produced a steady oscillation
at 20 GHz with a corresponding low phase noise at a 10 KHz offset. However,
measurement results produced complications due to available fabrication tolerances
leading to incorrect impedances on passives, unknown damage occurring on the device
due to soldering, transistor s-parameters being skewed from the large signal simulation
model, and DC biasing networks not creating expected isolation or coupling. Table 4
presents the simulated and measured results of the contributions presented in this study.
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Table 5. Summary of Results
Weak Coupled Dual Slot Embedded
Simulation
DR Filter
Loaded Q Factor
2044
Unloaded Q Factor
2275
Frequency
20.236 GHz
Embedded Microstrip DR Filter
Loaded Q Factor
984
Frequency
20.763 GHz
2 GHz Ring Resonator Oscillator
Frequency of 1st Harmonic
2.014 GHz
st
1 Harmonic Output Power
9.17 dBm
Phase Noise @ 10 KHz Offset
-107.01 dBc/Hz
DC-RF Efficiency (2V, 10mA)
41.3 %
20 GHz Slot Coupled Embedded DR
Oscillator
Frequency of 1st Harmonic
20.19 GHz

1st Harmonic Output Power
Phase Noise @ 10 KHz Offset

7.308 dBm
-107 dBc/Hz
27 %

Measurement

2081
2180
20.283 GHz
657
20.776 GHz
2.000 GHz
11.79 dBm
-105.63 dBc/Hz
75.5 %
10.67 GHz (non
DR resonance)
-17.92 dBm
-80 dBc/Hz
(inconsistent)
0.08 %

DC-RF Efficiency
20 GHz Embedded Microstrip to
CPW with Embedded DR Oscillator
Frequency of 1st Harmonic

20.76 GHz

1st Harmonic Output Power

5.06 dBm

11.01 GHz (non
DR resonance)
4.4 dBm

-104.97 dBc/Hz
8%

-91.8 dBc/Hz
6.9 %

Phase Noise @ 10 KHz Offset
DC-RF Efficiency

The studies of the 2 GHz oscillators provided a solid design guide to create stable
and repeatable oscillation designs at various frequencies. The embedded DR filter
simulations and measurements proved that a very high Q termination network is feasible
given this embedded topology. This point is more evident specifically in the last
embedded microstrip DR Filter where not only a large loaded Q factor was attained, but a
large isolation between the resonance and the noise floor was also achieved. The final
fabricated DRO did not produce the expected results primarily due to transistor not being
unstable at the DR resonant frequency which leads to the determination that the actual
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behavior of the FET does not match the predicted behavior of the non-linear ADS FET
model. Given the results of this study as a whole, the author can conclude that this design
is valid and can produce an oscillation spectrum with a low phase noise at 20 GHz.
Simulation result are very stable and prove that this concept will work with better
fabrication methodologies and better predictability of transistor or active device
operation. Possible solutions to these complications are discussed in the next section.

5.2 Future Work
At 20 GHz, impedance variations are very rapid with small dimension variations,
so special care in fabrication tolerance needs to be addressed. Secondly, utilizing an
MMIC process may be more beneficial in controlling active device behavior and
minimizing parasitic losses between passive regions and the transistor. These effects are
especially critical at this frequency. Also the design of the transistor can be varied to
create a potential unstable state at the frequency of interest so no feedback network would
be necessary. Creating this transistor die is a very time consuming process, but amount of
control the designer has on the non-linear behavior will ease the process of creating the
oscillator. Aside from improving the oscillator design, an embedded DR can have many
applications in other device as outlined below.

5.2.1 Four-pole Embedded Filter Utilizing Two DR’s
In [5.1] an embedded DR filter is presented that utilizes the HE11 mode of the DR
which in turn creates two resonances. The HE11 mode is available due to air or copper via
cavities existing around the DR that perturb the field components in this mode to be
dominant. This same concept can be used to create a 4 pole embedded DR filter. The
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same slot feeding and perturbations can be used

to excite two DR’s of different

resonances and the internal coupling between the two DR’s can be varied to successfully
create the large roll off indicative to a typical four pole large Q filter.
Complications can exist in placement of DR and perturbation elements creating
other degenerate modes to form due to their close proximity to each other. Secondly the
internal coupling is expected to be very sensitive to the micron scale so a study of
adequate dielectrics would need to be investigated that would minimize this sensitivity.

5.2.2 Embedded Transceiver Design
Now that an embedded dielectric resonator oscillator has been presented, a
completely embedded microwave transceiver (transmitter or receiver) can be constructed.
The substrate integrating methodologies used in this study can be applied to microwave
mixer designs and microwave amplifier designs which are part of the transceiver
topology seen in figure 1.1. In this design all the active and passive devices can be
embedded in the substrate leaving only the antenna situated on the top surface.
Figure 5.1 illustrates this potential design. Drawbacks on this design would be a
rather large substrate thickness could be formed with multiple devices embedded.
Secondly, biasing between multiple layers and attaining proper Q points will also be a
challenge in embedded FETs. However, using this technology would significantly reduce
the size of currently used microwave transceiver devices.
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Antenna
DC Biasing
Low Noise Amplifier
Mixer

Embedded DRO

Input Signal (IF)

Figure 5.1 Embedded Microwave Transmitter
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APPENDIX A: CAPACITANCE & INDUCTANCE
EXTRACTION
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ω=

π
180

&

S11 = 0.814∠ − 30.58 S12 = 0.517∠54.56
, for example
S 21 = 0.516∠54.56 S 22 = 0.814∠ − 30.46
S11 = 0.814e30.58 jω
S 21 = 0.516e −54.56 jω

D=

S12 = 0.517e −54.56 jω
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APPENDIX B: CIRCUIT DIAGRAMS
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First Two GHz Microstrip Oscillator
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R1
R=5.15 kOhm {-t}

TechInclude_NEC_ACTIVELIBRARY
NEC_ACTIVELIBRARY_Lib
File=Nominal

MSUB
MSub1
H=62.5 mil
Er=4.45
Mur=1
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T=17 um
TanD=0.019
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W2=0.666 mm
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R
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D=0.79375 mm
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MLIN
TL53
Subst="MSub1"
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W=0.666 mm
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TL45
Subst="MSub1"
W=2.987 mm
pb_hp_AT41435_19920721
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W=1.5 mm
L=5 mm

MCORN
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TL57
Subst="MSub1"
Subst="MSub1"
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mm
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MTAPER
Taper7
Subst="MSub1"
W1=2 mm
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W2=0.666 mm
L=1 mm
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Order[1]=7
Oversample[1]=4
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VIAGND
V14
Subst="MSub1"
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W=0.666 mm
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Two GHz Ring Resonator Design with Optimized Loads
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W=0.46 mm
Subst="MSub1"
L=5.5 mm
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Wi=0.46 mm
L=14.1 mm
Angle=60

MCROSO
Cros1
Subst="MSub1"
W1=1.8 mm
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TL55
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V=
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NumOctaves=2
Steps=10
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MaxLoopGainStep=
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T=17 um
Rho=1.0
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W=0.46 mm

MLIN
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Subst="MSub1"
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Subst="MSub1"
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W3=1.8 mm
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tapered2
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Subst="MSub1" X9
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Subst="MSub1"
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Subst="MSub1"
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S=0.1 mm
L=23.6 mm

tapered2
X8

MLIN
TL72
Subst="MSub1"
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Embedded Slot Coupled 20 GHz DRO
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APPENDIX C: FABRICATION GUIDELINES
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Transfer Fabrication Guidelines
The tolerance of the fabrication is dependant on the how clean the transfer paper and
PCB is before the transfer process and the accuracy of the printer used for the transfer
paper. Typically our line widths and lengths are fabricated at a 100 um - 200 um
tolerance (plus or minus) using this technique. We usually use this technique on circuits
less than 5 GHz where this tolerance appears to be acceptable (depending on the
application of course).
1. Create Mask using CorelDraw or other CAD program.
2. Print Mask on Pulsar Toner Transfer System (TTS) Toner paper on the shiny side.
3. Clean PCB with Acetone, Methanol, DI water, and air dry.
4. Cut out the printed portion of toner paper and place face down on PCB. (If printed
portion is small the remaining paper can be reused again.
5. Tape Paper to PCB securely.
6. Set the GBC HeatSeal H210 Laminator to setting of 10 and wait till the unit is hot.
7. Send the Taped PCB through the laminator 3 times to ensure that the transfer paper
will transfer all the ink onto the PCB.
8. After the 3rd pass through the laminator put the Taped PCB into a water bath.
9. After 5 minutes remove the tape from the PCB and the toner paper should easily slide
off. The ink mask should now be transferred onto the PCB.
Note: If there appears to be dots or areas where ink did not transfer well, use a sharpie to
fill in the holes and allow to dry.
10. Rinse the PCB in water again and air dry. (Nitrogen air gun preferably).
11. After PCB is dry cut out a piece of Pulsar GreenTRF Film and place it over the ink
portion of the PCB, shiny side up.
12. Tape down the TRF film and send the PCB through the Laminator once.
13. After lamination, remove the tape and carefully pull back the TRF paper. The Green
TRF foil should now adhere to the ink portion of the PCB.
The purpose of the TRF paper is to reinforce the resist capability of the ink to help
prevent holes from appearing in the lines during etching. The ink itself can be very
porous under a microscope so it is important to use this film.
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14. After TRF film is on the PCB, tape the back of the PCB (if you need a ground plane),
and set aside. If you are very worried about the ground plane being etched, you can also
use a sharpie and black out the entire ground plane and then tape it.
15. Use a hot plate, large bleaker, stirrer, and PCB Holder for the etching process.
16. Fill the large beaker with water and place on hot plate with stirrer.
17. Set the hot plate to 100 C and the stirrer to about 300 rpm. Use thermometer to
monitor temperature.
18. Once Temperature is reached, place about 250 grams for every one liter of water of
MG Chemicals Sodium Persulphate into the bleaker and allow to dissolve. After the
sodium persulfate has dissolved, place the PCB in the PCB holder and into the bleaker.
Note: We typically use sodium persulphate but ammonium persulphate will work just as
well. Just do not mix the two because you will get irregular etching rates. After several
uses the solution will become dark blue (under yellow light). If you notice the etch rates
are slowing down considerably after a while, dump out the solution and create a new
solution.
19. Monitor the PCB in the etchant until copper is completely etched everywhere other
than the ink/TRF areas. Typically this will take 15 - 25 minutes depending on the size of
the PCB. Also raising the temperature slightly will cause the etching to be faster. If the
temperature is too high, the accuracy of the lines will degrade.
20. After etching is complete, wash the PCB, remove the tape, and use Acetone to
remove the TRF and ink to reveal the copper lines. Continue with Methanol and DI water
to clean the PCB.
21. The PCB should now be complete and ready for measurement.
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PCB Fabrication Guidelines – Photolithography Technique
1. Create a Transparency mask with copper portions of mask designated in black ink.
2. Clean PCB with acetone, methanol, DI water, and air dry. Please note that everything
should be handled with tweezers, proper gloves and you must wear a frock for
preventing contamination and for safety purposes.
3. Turn on vacuum pump and Spinner control. Set Spinner to 30 seconds and RPM
between 2500 and 3000. Test PCB on the spinner to verify that PCB will not fly off
the spinner during operation. If PCB does not stay on try to flatten the backside of the
PCB or reduce the RPM.
4. After test, apply positive photoresist starting from the center of the PCB then
outwards. Make sure PCB is evenly coated (do not worry too much about the edges).
5. Run the Spinner for the full 30 second duration.
6. Preset the Oven to approximately 100 C and once temperature is attained bake the
PCB with photoresist for 3 minutes. (Prebake Stage)
7. After Prebake align transparency mask to the PCB between the two glass pieces.
Once aligned, use the two black clips to secure the two glass pieces together. Make
sure alignment of the mask and PCB is correct.
8. Turn ON UV exposure unit and push the START button. Allow about 5 – 10 minutes
for UV bulb to warm up.
9. Place the secured PCB and mask (made in 7) directly underneath the UV machine and
place blocking material (Styrofoam) around side of the glass pieces. IMPORTANT:
UV light is very damaging to your eye so do not at any time the UV light is on, look
in the direction of the machine.
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10. Once everything is secure, Grab the light switch and look away from the machine.
Turn on the light switch for 1 minute and turn off after.
11. After UV light is off take out the PCB and set the mask carefully aside. (Mask can be
reused in the future)
12. Fill a small petri dish (that can fit your PCB) with CD-26 developer.
13. Place PCB in the CD-26 and agitate the dish for about 1 minute or until your pattern
is fairly visible.
14. After Development, Rinse PCB with DI water to remove the developer chemical and
hard bake in 100 C oven for 10 minutes.
15. Dump the used development chemical in designated bottles underneath the chemical
hood.
16. Prepare another petri dish (again that can fit the size of your PCB) with Ferric
Chloride copper etchant. Away handle Ferric Chloride with extreme care and never
let chemical come in contact with your skin. If it does, run the affected area
thoroughly underwater. (copper etchant in located in special chemical cabinet in main
room of Eng. 1 461)
17. After hard bake place tape on back side of PCB if a ground plane in needed for
design.
18. Place PCB in Ferric Chloride etchant for about 10 – 15 minutes. Larger substrates
may need longer etch times. Agitate PCB in the ferric chloride throughout the etch
process. Do not over etch or severe undercutting will occur, causing inaccurate
dimensions.
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19. After Etching remove PCB from etchant and clean with DI water. Then follow that
with Acetone which should remove the photoresist remaining on the surface. Finally
following the acetone with methanol and a final rinse of DI water and air dry.
20. Dump the remaining etchant in designated bottles underneath the chemical hood.
21. Remove the tape from the backside of the PCB and the PCB should be ready for
fabrication
22. To turn off the UV exposure machine, first turn the switch on the main unit off and
turn it back on. DO NOT press START. Wait about 5 – 10 minutes and turn the same
switch off. This is to allow the unit to cool itself completely before shut down.
Caution:

The tolerance of this fabrication technique is dependant on accuracy of the transparency
and the amount of undercutting that is allowed. Typically our line widths and lengths are
fabricated at +/- 80-100 um tolerance using this technique.
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Basic IKo Electroplater Operation (DC deposition)
1. Plug in machine and run pump for 20 to 30 minutes to allow chemicals to homogenize.
2. If the level of electrochemical is too low, add DI water until the majority of the pump
spout is immersed in the liquid.
3. Clean wafer holder and screws with water.
4. Take out the anode from the anode flask and attach to the machine and tighten. (Do
NOT remove the cloth around the anode).
5. Place substrate onto the bottom plate of the anode holder and place top cathode plate
such that the probes of the top plate make contact with the metal to be plated. Keep in
mind that only the metal visible exposed will be plated uniformly.
6. Verify the electrical contact with a multi-meter between the screw on the substrate
holder arm and the metal on the actual substrate.
7. Place substrate holder in the copper sulfate bath. Be sure to momentarily turn off the
pump to reduce the chance of spillage. Be careful not the get any of the solution onto
your clothing, because over time holes will appear.
8. Turn the pump back on and attach the anode and cathode alligator clips to the anode
and the screw on the substrate holder.
9. Lower the anode and dc supply assembly until the anode is in the bath by pulling out
the dowel pin and flipping down the prop up.
10. Switch the reciprocator switch on and make sure the frequency is set to 20 Hz.
11. Push the OPR button the turn open the current path and the current reading should
come to approximately 0.5 A. If this does not occur, go back to standby (STY), pull
up the anode, and check all connections with a multimeter.
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12. If 0.5 A is seen, run the machine for the desired length of time. The approximate
deposition time is 4 um per 20 minutes.
13. After deposition, push the standby button, turn off the reciprocator and pump, and lift
up the anode assembly.
14. Take out the wafer holder, remove the screws, and remove the substrate. Clean the
wafer holder and screws again in water and store away.
15. Remove the anode from the anode holder and place back in the anode flask. Make
sure the anode is immersed in the DI water in the flask.
16. Try to keep the alligator clips in DI water as well to prevent corrosion.
17. Cover up the copper sulfate solution and unplug the unit.
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Basic LPKF Multipress S Operation
1. Clean the two bonding plates thoroughly with soap, water, and isopropyl alcohol.
Use gloves so to not leave any finger marks on the surface.
2. Pre-treat substrates in an oven at about 120 C for 30 minutes to remove any
residual moisture.
3. Create you stack with bonding film and place in-between bonding plates.
4. Turn on LPKF Multipress S and select Profile 1.
5. You can edit Profile settings in the edit menu. Setting that can be adjusted areas
follows.
a. Preheat Temperature
b. Preheat Time
c. Preheat Pressure
d. Main Press Time
e. Main Press Temperature
f. Main Press Pressure
g. Substrate Size
6. Start Preheat and allow machine to reach preheat temperature.
7. Once temperature is met, open the chamber and allow upper and lower plates to
fully separate.
8. Using the heat resistant gloves, carefully place the substrate bond plates (that has
the substrate stack in-between) into the chamber and close the lid.
9. Start the main press cycle.
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10. After main press cycle and cool down is complete, take out the substrate bonding
plates and turn off the machine.
11. Remove the bonded substrate and clean the bonding plates again before storage.

105

EVG Wafer Bonder Operation
1. System check. The pressure of the compressed air is around 100 psi.
2. Measure the thickness of the wafers you’re going to bond.
3. Turn on the Main Switch (red and yellow).
4. Turn on the computer.
5. Turn on the Heaters Switch.
6. Start up program EVG501 by double clicking the icon on the desktop.
7. Select HEATING CHUCK TC, and then click OK.
8. Active the Manual SETUP window. VENT & PUMP buttons are available in the
menu bar. Click VENT to vent the system.
9. Minimize the Manual SETUP window after the system is vent, which only takes a
few seconds.
10. Open the chamber after untightening the 4 Star Knobs around the chamber. In
most cases, the bonding tool will be inside the chamber.
11. Place the bonding tool into the chamber using the moving tool. Note that the two
holes on the bonding tool should be aligned to the two poles in the chamber.
12. Close the chamber, and tighten the 4 star knobs.
13. Calculate the total thickness to adjust the Wafer Bow Pin. It is very important,
since incorrect thickness may result in damaging your wafers!
14. Adjust the Wafer Bow Pin to the value calculated above. Only turn the
Adjustment wheel on top. NEVER turn the scale.
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15. Set recipe in Automatic SETUP window. Recipe can be modified by clicking the
Password button (password is 1234).
16. Click Start in the menu bar to begin the process. The Process Monitor will show
you which step it is working on, and you may monitor all the parameters either in
Extended Bond Monitor window or in Recorder window.
17. When the process finishes, the process monitor will show the last step in green
region, and the red region will be blank.
18. Minimize all the windows.
19. If the system is not vent yet, activate the Manual SETUP window again, and click
VENT to vent the system.
20. Open the chamber. Take out the bonding tool using the moving tool. You may
leave the bonding tool inside the chamber, but bonding glass and field electrode
should be put back into the tool box. Close the chamber and tighten the star
knobs.
21. Active the Manual SETUP window. Click on PUMP to put the system back to
vacuum. Wait for 30 seconds, then click PUMP again to stop. REMEMBER;
always leave the system in pumped down condition when not in use.
22. Shut down the program, Turn down Heat Switch, Shut down computer, & Turn
down Main Switch.
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DC/RF Sputtering Operation (Courtesy of Mudar Al-Joumayly)
1. Turn OFF the load lock vacuum.
2. Wait till there is enough pressure, and then open the load lock.
3. Load the substrate on the substrate holder.
4. Close the load lock.
5. Turn ON the load lock vacuum.
6. Wait until the pressure is about 1.1 x 10^-4 to 1.4 x 10^-4 Torr.
7. Open the gate between the load lock and the main chamber.
8. Push the substrate holder slowly into the chamber.
9. Make sure that the substrate holder doesn’t touch the holder inside the chamber.
10. Lower the holder till it is locked to the substrate holder.
11. Lift the substrate holder.
12. Take out the bar.
13. Close the gate between the load lock and the main chamber.
14. Lower the substrate holder till the line indicated by “Process”.
15. Set the rotating speed to 2.5, and turn it on.
16. Push “Gas1” button (Argon gas).
17. Set the pressure to 20mTorr.
18. Make sure that the gun number in which the copper target exists is the same source
number.
19. Turn on the DC power source, it should read 200 Watt, if not then there is something
wrong (turn off immediately).
20. Set the pressure point to 5 mTorr.
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21. Check the target through the window, you should see the plasma.
22. Close the window shutter.
23. Push the desired shutter number.
24. Count the time required to deposit the desired thickness.
25. Turn OFF the target shutter.
26. Turn OFF the power source.
27. Turn OFF the “Gas1”.
28. Set the pressure to open.
29. Stop the substrate holder rotation.
30. Open the gate between the chamber and the load lock.
31. Take out the substrate holder.
32. Turn OFF the load lock vacuum.
33. Take out the substrate.
34. Close the load lock.
35. Turn ON the load lock (the standby is always in high vacuum)
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